

Hostess  $186^{\text{TM}} 4$ Hostess  $186^{\text{TM}} 8$ 

Programmer's Reference

Hostess 186 Programmer's Reference

First Edition, February 1992 Revised, April 1992

Copyright © 1992, COMTROL Corporation. All Rights Reserved.

COMTROL Corporation makes no representations or warranties with regard to the contents of this manual or to the suitability of the COMTROL Hostess 186 4 and/or the COMTROL Hostess 186 8 controller for any particular purpose.

COMTROL Corporation reserves the right to make changes to the COMTROL Hostess 186 4 and/or the COMTROL Hostess 186 8, and to revise the information about the products contained in this manual without an obligation to notify any persons about such revisions or changes.

If you have any questions or comments about this manual or any COMTROL product, please send your inquiries to:

COMTROL CORPORATION 2675 Patton Road P.O. Box 64750 St. Paul, Minnesota 55164 USA

COMTROL Europe Ltd.
The Courtyard Studio, Grange Farm
Station Road
Launton, Bicester
Oxfordshire, OX6-0EE England

Telephone: 1-800-926-6876, (612) 631-7654 (US), or (44) 869-323-220 (UK). FAX (612) 631-8117 (US), (44) 869-323-211 (UK)

# Trademarks

The COMTROL logo, COMTROL Hostess 186 SERIES, COMTROL Hostess 186 4, and COMTROL Hostess 186 8 are trademarks of COMTROL Corporation. COMTROL is a registered trademark of COMTROL Corporation.

Product names mentioned herein may be trademarks and/or registered trademarks of their respective companies.

# Hostess 186 Internal I/O Addresses

The table that follows shows the internal I/O addresses for the Hostess 186's devices.

Table 13 Hostess 186 internal I/O addresses

Device	I/O Address:	Device	I/O Address
Interrupt control register	0FF28h		
Timer 0 count register	FF50h	Timer 1 count register	FF58h
SCC port0 (Hostess 186 port1) command register	0004h	SCC port4 (Hostess 186 port5) command register	0104h
SCC port0 (Hostess 186 port1) data register	0006h	SCC port4 (Hostess 186 port5) data register	0106h
SCC port1 (Hostess 186 port2) command register	0000h	SCC port5 (Hostess 186 port6) command register	0100h
SCC port1 (Hostess 186 port2) data register	0002h	SCC port5 (Hostess 186 port6) data register	0102h
SCC port2 (Hostess 186 port3) command register	0084h	SCC port6 (Hostess 186 port7) command register	0184h
SCC port2 (Hostess 186 port3) data register	0086h	SCC port6 (Hostess 186 port7) data register	0186h
SCC port3 (Hostess 186 port4) command register	0080h	SCC port7 (Hostess 186 port8) command register	0180h
SCC port3 (Hostess 186 port4) data register	0082h	SCC port7 (Hostess 186 port8) data register	0182h
Modem status register	0200h		

# CHAPTER 6 - Hostess 186 Dual-port Memory

# Setting the System Computer's Dual-port Memory Addresses

Writing to the control registers sets the dual-port memory addresses in the system's address space. The controller reserves a 16, 32, 64, or 126 Kbyte block of addresses starting with the address set by the control registers. Addresses are in the range of 13 to 16 Mbytes (D00000 to FE0000h), and under 1 megabyte (080000 to 0F0000h). Table 14 shows the popular memory addresses found under one megabyte of memory.

Table 14. Under one megabyte memory addresses.

Controller Memory Address and Offset	Value for Control Register # 2 Bits 0 to 7 (SD7 to SD0)	Value for Control Register # 1 Bits 6 and 7 (SD7 to SD6)	Valid System Window Sizes (set with Control Register #1)
8000:0000	08h	00h	16K, 32K, 64K
8000:4000	08h	01h	16K
8000:8000	08h	02h	16K, 32K
8000:C000	. 08h	03h	16K
9000:0000	09h	00h	16K, 32K, 64K
9000:4000	09h	01h	16K
9000:8000	09h	02h	16K, 32K
9000:C000	09h	03h	16K
A000:0000	0Ah	00h	16K, 32K, 64K
A000:4000	0Ah	01h	16K
A000:8000	0Ah	02h	16K, 32K
A000:C000	0Ah	03h	16K
B000:0000	0Bh	00h	16K, 32K, 64K
B000:4000	0Bh	01h	16K
B000:8000	0Bh	02h	16K, 32K
B000:C000	0Bh	03h	16K
C000:0000	0Ch	00h	16K, 32K, 64K
C000:4000	0Ch	01h	16K
C000:8000	0Ch	02h	16K, 32K
C000:C000	0Ch	03h	16K
D000:0000	0Dh	00h	16K, 32K, 64K
D000:4000	0Dh	01h	16K
D000:8000	0Dh	02h	16K, 32K
D000:C000	0Dh	03h	16K
E000:0000	0Eh	00h	16K, 32K, 64K



Table 15. Above one megabyte memory addresses

Address:	Value for Control Register #2, Data bits SD7 to SD0:	Value for Control Register #1, Data bits SD7 to SD6:
F00000h	0F0h	30h
F20000h	0F2h	30h
F40000h	0F4h	30h
F60000h	0F6h	30h
F80000h	0F8h	30h
FA0000h	0FAh	30h
FC0000h	0FCh	30h
FE0000h	0FEh	30h
E00000h	0E0h	30h
E20000h	0E2h	30h
E40000h	0E4h	30h
E60000h	0E6h	30h
E80000h	0E8h	30h
EA0000h	0EAh	30h
EC0000h	0ECh	30h
EE0000h	0EEh	30h
D00000h	0D0h	30h
D20000h	0D2h	30h
D40000h	0D4h	30h
D60000h	0D6h	30h
D80000h	0D8h	30h
DA0000h	0DAh	30h
DC0000h	0DCh	30h
DE0000h	0DEh	30h

Dual-port Memory

# Dual-port Memory Map

Of the 128 Kbytes of dual-port memory on the Hostess 186, more than 124 Kbytes are available for control programs. Table 16 shows how dual-port memory is mapped out.

Table 16. Hostess 186 memory map.

Memory Address:	Memory Address:	Description:	Length:
Base + 10080h	10080h	unused	FF80h bytes
Base + 10000h	10000h	firmware data area	80h bytes
Base + C00h	00c00h	unused	F400h bytes
Base + 400h	00400h	firmware work space	800h bytes
Base* + 0	00000h	interrupt vector table	400h bytes
Base memory address	in the system o	omnuter's memory space us	ing a 128K window

The lower 400h bytes are reserved for the interrupt vector table. The firmware uses from 400h to C00h for miscellaneous work space.

The 80h bytes from 10000h to 10080h are called the firmware data area. The firmware stores information about the controller in this area. The rest of the unused memory is available for control programs to use.






Figure 12. How the system "sees" the Hostess 186's local dual-port RAM (128K window).

# Dual-port Memory





Figure 13. How the Hostess 186 "sees" its own RAM.



Dual-port Memory

# Firmware Data Area Map

The firmware data area located at controller memory address 10000h is 80h bytes long. As the firmware executes, the data area fills with the information listed in Table 17.

Table 17. Firmware data area map.

Offset	Description	Length
0h	interaction flag,	2h bytes
	55AAh = controller active	
2h	boot flag,	2h bytes
	0000h = hard boot	
	FFFFh = soft boot	
4h	old configuration map,	2h bytes
	0000h = not used now	,
6h	firmware release number	8h bytes
Eh	open for control program release number	8h bytes
16h	unused	4h bytes
1Ah	local RAM map, one bit set per 64K.	2h bytes
1Ch	unused	
1Eh	SCC port map, one bit set per port found	4h bytes
22h	identification number,	4h bytes
	00000h = Hostess 186	,
26h	invalid interrupt field	4h bytes
2Ah	reserved for future use	56h bytes

At offset 0h, the "interaction flag" equals 55AAh when the controller is functioning properly.

At offset 2h, the "boot flag" equals 0000h when the system powers up and changes to FFFFh when the system reboots without powering down.

At offset 4h, the two-byte "old config map," is not used, but space is allocated so the firmware data area is compatible with the firmware data area of other COMTROL controllers.

At offset 6h, the "firmware release number" is an ASCII string.

At offset Eh, eight bytes are open for an ASCII string that identifies the control program release.

Dual-port Memory

At offset 22h, the "identification number" for the Hostess 186 is 00000h.

At offset 26h, the "invalid interrupt field" marks any spurious interrupts that come into the interrupt controller. The firmware recovers from spurious interrupts, so the control program does not have to handle it.

The remaining 56h bytes in the firmware data area are reserved for future use.

Dual-port Memory

# CHAPTER 7 - Interrupts

#### Interrupting the System Processor

The Hostess 186 controller can use IRQ 3, 4, 5, 9, 10, 11, 12, or 15. A system write to the control register #4 sets the IRQ that the Hostess 186 controller uses to interrupt the system processor.

The Hostess 186's control program interrupts the system processor on the IRQ line by writing 0008h to the I/O address EF60h. After a two-microsecond delay, you must clear the interrupt by writing 0000h to address EF60h. (The delay is simple; execute three consecutive jmp\_short 9+2 statements.)

Here is an example of setting and clearing an interrupt to the system processor:

```
mov dx,ef60h ; dx = interrupt address
mov ax,0008h ; ax = value to set interrupt low
out dx, ax ; set the interrupt

jmp short 5+2 ; delay
jmp short 5+2 ; delay
jmp short 5+2 ; delay
mov ax,0000h ; ax = value to clear interrupt high
out dx, ax ; clear the interrupt
```

Note that multiple Hostess 186 controllers may share the same IRQ line. To share an IRQ, the interrupt service routine (ISR) on the system computer must include code that identifies which controller generates the interrupt.

## Interrupting the Controller

By writing to the  $_{\text{I/O}}$  base+2 address, the system processor interrupts the controller on the 80186's interrupt 3 line. This generates an interrupt vector type 0Dh. The control program's interrupt service routine (ISR) must clear the interrupt after processing it. The interrupt is cleared by writing 8000h to the "interrupt control register" at address FF22h.

Here is an example of the device driver setting an interrupt to the controller:

Interrupts

Here is an example of the control program clearing the interrupt:

```
mov dx,0ff22h ; dx = interrupt control register mov ax, 08000h ; ax = 08000h to clear the interrupt dx,ax ; clear the interrupt iret ; return from interrupt
```

NOTE: The firmware uses this interrupt to invoke the control program at address 1000:80. Change the interrupt vector table entry 0Dh before you use this interrupt.

# Writing an Internal Interrupt Service Routine

The control program must have interrupt service routines (ISRs) for all interrupts it uses. The interrupt vector table stores the address of the interrupt service routine, so when the interrupt comes in, execution immediately jumps to the correct interrupt service routine.

The interrupt service routine processes the interrupt, clears the interrupt, and executes the iret instruction to return from the interrupt. The processing of the interrupt is specific to the control program. To clear the interrupt, write 08000h to the "interrupt control register" at address 0FF22h.

Do not disable and enable other interrupts with the cli and sti instructions while in an interrupt service routine. Doing so can let another interrupt come in before the current interrupt is cleared.

Here is an example of a timer interrupt service routine:

```
timer_isr proc push ax ; save registers push dx ; do internal processing

mov dx,0ff22h ; dx = interrupt control register mov ax, 08000h ; ax = value to clear interrupt out dx,ax ; clear the interrupt pop dx ; restore registers pop ax ; return from the interrupt routine timer_isr endp
```

Interrupts

# Initializing Hostess 186 Interrupt Vectors

Each interrupt has a vector type number. The address of the interrupt service routine requires four bytes and is placed in the interrupt vector table at ("vector\_type" \* 4). The two-byte offset address is stored first in the interrupt vector table, followed by the two-byte segment address.

Here is an example of storing the  ${\tt SYSTEM}$  interrupt service routine address in the interrupt vector table:

```
xor ax,ax ; zero ax ; segment of vector table = 0 
wo bx, 0din*4 ; segment of vector table = 0 
ax, offset system_isr ; offset of isr 
wo es: (bx), ax ; store in vector table 
mov es: (bx+2], ax ; store in vector table 
mov es: (bx+2], ax ; store in vector table
```

Table 18 lists the interrupts the Hostess 186 can use, their vector types, interrupt vector table locations, the possibility that the control program can modify the vector, and whether hardware or software generates the interrupt.

Table 18. Hostess 186 interrupt vector types and locations

Table 18. Hostess 18					
Hostess 186	Vector	Vector	Control	Hardware/	Comments:
Interrupt:	type	table	program	Software	
	number:	location:	modifiable:	generated:	
NMI	2h	8h	no	H/W	
DEBUGGER .	20h	80h	no	S/W	
RAM QUERY	21h	84h	no	S/W	
DEBUG PORT	22h	88h	no	S/W	
CONFIG QUERY	23h	8Ch	no	S/W	
TURBO_DEBUGGER REMOTE	27h	9Ch	no	S/W	
8530 bank 1	0Ch	*	no	H/W	
SYSTEM (I/O + 2 write)	0Dh	34h	yes	H/W	Generated by the system to the Hostess 186.
TIMER 0	8h	20h	yes	H/W	
TIMER 1	12h	48h	yes	H/W	
IRQ7 (Catches invalid interrupts)	37h	C8h	no	H/W	
SCC base	80h	200h	ves	H/W	

Interrupts

#### Hostess 186 Interrupt Vectors Defined

The external NMI (non-maskable interrupt, type 2h) occurs only on a "software development" controller; one equipped with the reset and debug switches. The debug switch triggers an NMI, which invokes the debugger.

The software DEBUGGER interrupt (type 20h) invokes the firmware debugger.

The software RAM\_QUERY interrupt (type 21h) returns the first segment that is open for control program use in the AX register. This may be used to determine where to load the control program.

The software DEBUG\_PORT interrupt (type 22h) changes the firmware's debugging port (the first serial port) to the one specified in the AL register.

The software CONFIG\_QUERY interrupt (type 23h) returns information in the firmware data area about the number of ports and amount of dual-ported RAM on the controller. This depends on the value of the AL register on entry:

If the AL register = 0 on entry, the "old config map" is returned in the AX register.

If the AL register = 1 on entry, the "dual-ported RAM map" is returned. The low word is in the AX register and the high word is in the BX register.

If the AL register = 2 on entry, the "SCC port map" is returned. The low word is in the AX register and the high word is in the BX register.

The TURBO\_DEBUGGER\_REMOTE interrupt (type 27h) is used to invoke the remote Borland\* Turbo Debugger "kernel on the Hostess 186 controller.

The 8530 interrupts (type 0Ch) are cascaded from the SCC interrupt. These interrupts should not be used nor modified. Furthermore, these interrupts do not use the vector table entries of the Hostess 186. For more information on SCC interrupt type, the section "Finding the SCC Interrupt Vector Types" in this chapter.

When the system processor writes to the "1/0 base+2" address to interrupt the controller, this generates the SYSTEM interrupt (type 0Dh). This vector should be replaced with the control program's vector to process system interrupts.

Interrupts

The TIMER 0 interrupt (type 08h) is the interrupt that timer 0 generates. This vector should be replaced with the control program's vector if the control program uses timer 1.

The TIMER 1 interrupt (type 12h) is the interrupt that timer 1 generates. This vector should be replaced with the control program's vector if the control program uses timer 1.

The IRQ7 interrupt (type 37h) is a catch-all interrupt that collects all invalid interrupts.

The SCC\_base interrupts are placed every eight bytes (for every two type numbers) in the interrupt vector table, beginning with type 80h. The control program must initialize the SCC interrupts, because the firmware does not initialize these interrupts.

# The Interrupt Mask Register

The 80186 has an Interrupt Mask Register (IMR) that is similar to the Intel 8259 mask register. Use this register to individually mask a hardware interrupt request. Write a one (1) to one of the data bits to set the mask for one of the interrupt channels (0 through 7). Write a zero (0) to reset that interrupt channel. As Figure 14 shows, several of the interrupt channels are reserved.

I/O Address	: 7	6	5	4	3	2	1	0
FF28h	J.Z.	II 2	11	I0	ne Dil	religion Red	restrived	TIMER

Figure 14. Interrupt mask register format.

The interrupt mask is:

IR mask:	Meaning:	
0	Mask reset	╗
1	Mask set	

If you mask an interrupt channel, this does not affect other how the other channels operate. Table 19 lists which hardware interrupt is associated with which IMR bit.

Table 19. 80186 hardware interrupts and their respective IMR bits.

arour apos and onen	respective	1
Hardware interrupt:	Bit:	
TIMER	0 .	
reserved	1	1
reserved (DMA 0)	2	ı
reserved (DMA 1)	3	
8530 SCC's	4	
SYSTEM	5	
(I/O + 2 write)		
reserved	6	
(interrupt acknowledge)		
reserved	7	
(interrupt acknowledge)		

When the controllers is powered up, the value set in the interrupt mask register is 00CDh. This enables the SCC interrupts and the SYSTEM interrupt.

Interrupt.

### Finding the SCC Interrupt Vector Types

Each SCC port can generate four types of interrupts: transmit buffer empty, receive character available, receive special condition, and external/status change.

The SCC interrupts are daisy-chained. You should set VIS=1, NV=0, and STATUS\_HIGH/STATUS\_LOW=0 in write register 9 of the SCC. When the processor requests an interrupt vector, the SCC places the interrupt vector specified in write register 2 on the bus. This vector is modified to contain status information in bits 1, 2, and 3 that tells the type of interrupt that was generated. Table 20 shows how the vector is modified.

Table 20. SCC vector modification.

Interrupt	
Vector (binary)	Type of Interrupt
xxxx0000	transmit buffer empty - even numbered port
xxxx0010	external/status change – even numbered port
xxxx0100	receive character available - even numbered port
xxxx0110	special receive condition - even numbered port
xxxx1000	transmit buffer empty - odd numbered port
xxxx1010	external/status change – odd numbered port
xxxx1100	receive character available - odd numbered port
xxxx1110	special receive condition - odd numbered port

The SCC interrupt vectors are placed every eight bytes in the interrupt vector table. Derive the interrupt vector table location by multiplying the modified vector by 4. As an example, the interrupt vector table's location for the receive character available interrupt (for port 5) is:

Table 21 shows the interrupt vector table's locations for all SCC interrupts.

#### Interrupts

Table 21. SCC port interrupt vectors.

	•	Vector table addresses					
Port:	Base Vector type:	Transmit buffer empty:	External/ Status change:	Receive character available:	Special receive condition:		
1	80h	220h	228h	230h	238h		
2	80h	200h	208h	210h	218h		
3	90h	260h	268h	270h	278h		
4	90h	240h	248h	250h	258h		
5	A0h	2A0h	2A8h	2B0h	2B8h		
6	A0h	280h	288h	290h	298h		
7	B0h	2E0h	2E8h	2F0h	2F8h		
8	B0h	2C0h	2C8h	2D0h	2D8h		
9	COh	320h	328h	330h	338h		
10	C0h	300h	308h	310h	318h		
11	D0h	360h	368h	370h	378h		
12	D0h	340h	348h	350h	358h		
13	E0h	3A0h	3A8h	3B0h	3B8h		
14	E0h	380h	388h	390h	398h		
15	F0h	3E0h	3E8h	3F0h	3F8h		
16	FOh	3C0h	3C8h	3D0h	3D8h		

The following example, from the CPCSTART.ASM header file, initializes the SCC interrupt vectors. Each vector requires 4 bytes. Every second vector is not used, as the SCC modifies bits 3, 2, and 1 of the base vector type, but does not modify bit 0. The unused vectors are already initialized to point to an "invalid interrupt ISR" by the firmware, so they are not altered here:

Name: vector\_init
!Entry: AX = base vector ype
!Exit: Nothing
!Registers AX, BX, CX, SI, DI and ES altered

```
the hrmware, so they are not altered here:

//Name: vector_init
/Entry: AX = base vector ype
/Exit: Northing
/Registers AX, BX, CX, SI, DI and ES altered

vector_init proc
shl ax,1
mov di,ax
xor ax,ax
mov es,ax
mov es,ax
mov es,ax
for ax,ax
mov es,ax
mov es,ax
mov es,ax
for ax,ax
mov es,ax
mov e
```

Interrupts

```
vector_tbl dw
                                  equ $ vector_tb1_end-$-2 ;table length
                                  line01_TBE
line01_ESC
line01_RCA
line01_SRC
                  dw
dw
dw
dw
                                  line00_TBE
line00_ESC
line00_RCA
line00_SRC
                  dw
dw
dw
dw
                                  line03_TBE
line03_ESC
line03_RCA
line03_SRC
                  dw
dw
dw
dw
                  dw
dw
dw
dw
                                  line02_TBE
line02_ESC
line02_RCA
line02_SRC
                                  line05_TBE
line05_ESC
line05_RCA
line05_SRC
                  dw
dw
dw
dw
                                  line04_TBE
line04_ESC
line04_RCA
line04_SRC
                  dw
dw
dw
dw
line07_entry
dw
dw
dw
dw
dw
                                 label word
line07_TBE
line07_ESC
line07_RCA
line07_SRC
                                  line06_TBE
line06_ESC
line06_RCA
line06_SRC
```

vector\_tbl\_end equ \$

# CHAPTER 8 - Timers

The Intel 80186 has three general purpose timers; however, the Hostess 186 uses timer 2 for controller refresh, so timer 2 is limited in its use. (You can program timer 2's output as a prescaler for the two available timers.)

You control the timers through offsets to an I/O control block. The internal I/O address for the timer's control block is FF00h through FFFFh. Each timer has four registers that regulate how the timer's operate. Programmers can read or write to these registers regardless of the timer's operation. These 16-bit registers appear in Table 22:

Table 22. Timer regis

Timer Register:	Timer 0 offset (hex):	Timer 1 offset (hex):
Timer count register	50h	58h
Maximum count (A)	52h	5Ah
Maximum count (B)	54h	5Ch
Timer mode/control word	56h	5Eh

The timer count register holds the incremental count value used by the timer to compare with the maximum count registers. The microprocessor can read or write to this register at any time.

The maximum count registers A or B holds the maximum count value the timer compares with the value accrued in the timer count register. You can write the maximum count value to this register while the timer is operating. The maximum count value can range from 0 to  $2^{16}$  (65,536).

The timer mode/control word is a 16-bit word with reserved bits that manage the timer's operations. The format for this register is:

Bit: 15	14	13	12	11 through 6	5	4	3	2	1	0
Function: EN	INH	INT	RIU	0	MC	RTG		EXT	ALT	CONT

Source: Intel
Figure 15 Format of the timer's mode/control word register

#### Timers

Where:

EN - controls the RUN or HALT status of the timer.

INH - sets particular updating of the EN bit.

INT - lets the timer generate interrupts

RIU - determines which maximum count register to use to compare to the timer count value (0 = register A, 1 = register B).

MC - states that the timer reached its maximum count value.

RTG - indicates the status of the timer's external pin if the timer is set for internal clocking (the EXT bit is set to 0).

P - sets the timer input clock at 2 MHz (P = 0) or to use timer 2's output as timer input (P = 1).

EXT - sets the timer either for internal clocking (EXT = 0) or external clocking (EXT = 1).

ALT - indicates which maximum count register to use to compare the timer count with.

CONT - sets the timer to operate continuously. The Intel 80186's timers are extremely flexible. For an in-depth explanation of how timers function, and other examples of their use, please refer to Intel's 80186/188, 80C186/C188 Hardware Reference Manual.

#### **Enabling Timers**

To enable a timer, you first set the count value, then set the control word.

You set the count register by writing the frequency to the appropriate "timer count register." Table 23 lists count register addresses.

Table 23. Timer count register addresses.

Timer:	Count register address:
0	FF50h
1	FF58h

The following formulae calculate the timer's count register value (in decimal): • For P bit set to 0, the input clock equal to one-quarter the CPU clock (2 MHz). count value =  $\frac{2*10^4}{\text{desired frequency}}$ 

• For P bit set to 1, the input clock is the output of Timer 2. count value = 32.258

Table 24. Timer frequencies.

 P set to 0:						
Frequency Times per Second	Count Register Hexadecimal Value					
30 40 50 60 70	FFFF C350 9C40 8235 6F9B					
80 90 100 110 120	61A8 56CE 4E20 4705 411A					
130 140 150  200	3C18 37CD 3415  2710					

P set to 1:	
Frequency	Count Register
Times per	Hexadecimal
Second	Value
0.5	FFFF
1	7E02
5	1933
10	0C99
20	064C
30	0433
40	0326
50	0285
60	0219
70	01CC
80	0193
90	0166
100	0142
110	0125
120	010C
130	00F8
140	00E6
150	00D7
200	00A1

To set the control word, write the appropriate value to the control word register. The control word addresses appear in Table 25.

Table 25. Timer control word register addresses.

egister addresses.				
Timer:	Control			
word				
	address:			
0	FF56h			
1	FF5Fb			

Here is an example of setting timer 1 to a frequency of 20 times per second, using the output of timer 2 as the clock input:

> dx,ff5ah ax,064Ch dx,ax ; dx = timer 1 max count register A
> ; 20 times per second
> ; write frequency out



# Disabling Timers

Disable the two general-purpose timers by writing the value 0 (zero) to the timer's control word register.

Here is an example that clears timer 0 and timer 1:

```
mov dx,ff52h ; dx = timer 0 max count register A
mov ax,0000h ; zeros
wov ax, 6000h ; dx, x ; write zeros out
mov dx,ff54h ; dx = timer 0 max count register B
mov ax,0000h ; zeros
mov dx,ff56h ; dx = timer 0 control word register
mov dx,ff56h ; dx = timer 0 control word register
independent control word register
mov dx, ff56h ; dx = timer 1 max count register A
mov ax,0000h ; zeros
mov dx,ff56h ; dx = timer 1 max count register B
mov ax,0000h ; zeros
out dx, ax ; write zeros out
mov dx,ff56h ; dx = timer 1 max count register B
mov dx,ff56h ; dx = timer 1 max count register B
mov dx,ff56h ; dx = timer 1 max count register B
mov dx,ff56h ; dx = timer 1 max count register B
mov dx,ff56h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register B
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = timer 1 max count register A
mov dx,f55h ; dx = ti
```

# CHAPTER 9 – Serial Communication Controller Port Communication

## Talking to the SCC Ports

Each SCC has two ports on it, and each port has a command register and a data register. The command register sets up the communication parameters (baud rate, parity, data bits, stop bits, flow control, and so forth). (Refer to the AMD's or Zilog's 8530 technical manual for specifics on setting up the SCC port.) The data register transmits and receives data.

Each SCC port has preassigned command and data register I/O addresses, which are listed in Table 26. These addresses are accessible from the controller side only.

Table 26. SCC I/O addresses.

ıu	resses.			
	Hostess	SCC	Command	Data
	186 Port:	port:	register:	register:
	1	0	0004h	0006h
	2	1	0000h	0002h
	3	2	0084h	0086h
	4	3	0080h	0082h
	5	4	0104h	0106h
	6	5	0100h	0102h
	7	6	0184h	0186h
	8	7	0180h	0182h

The examples that follow show how to write to a command register and a data register for a particular port.

This example writes a value (in this case a 3) to port 1's command register:

```
outp (0x0004, 4); /* Setup register 4 index on port 1 */
outp (0x0004, 3); /* Write value (3) to register 4 */
```

This example writes a value (in this case a 31h) to port 1's data register:

```
outp (0x0006, 0x31);    /* Write value (31h) to data register on port 1 */
```

### Reading the Modern Status Register

The modem status register is a 16-bit register located at 0200h in the  ${\it UO}$  space. This register reports the state of the Data Set Ready (DSR) and Ring Indicator (RI) signals of DCE devices connected to the Hostess 186's ports.




Figure 16. Modem status register format.

The register values are:

Bit value:	Meaning:		
0	Signal low (inactive)		
1	Signal high (active)		

# CHAPTER 10 - Downloading and Executing a Control Program

## Downloading a Control Program

To download and to execute a control program, follow these steps:

- Write the control program's executable code to dual-ported RAM, starting at controller memory address 10080h.
- Compliment the two-byte "interaction flag" at controller memory address 10000h from 55AAh to AA55h.
- 3. Interrupt the controller by writing to the "I/O\_base+2" address. This generates a system-to-controller (SYSTEM) interrupt. The firmware has set up a service routine for this interrupt that verifies that the "interaction flag" is equal to AA55h, and jumps to controller memory address 10080h to execute the control program.
- 4. Execute the control program. The control program should immediately: disable interrupts, allocate a local stack, initialize the interrupt vectors for the system's interrupts, timers, and SCCs.
  Following this initialization, enable interrupts and continue with normal operation.

We recommend that the control program sets up all its interrupt vectors and then compliments the bytes of the "interaction flag" back to 55AAh as a signal to the system that the control program is functioning properly.

The following paragraph summarizes the steps needed to download a control program to the Hostess  $186\ controller.$ 

- Downloading Summary:
   Write the control program code into dual-ported memory starting at controller memory address 10080h.
- Compliment the "interaction flag" at controller memory address 10000h from 55AAh to AA55h.
- Interrupt the controller.



Downloading and Executing

#### Using the DPLOADER Program

You can use the DPLOADER program, found on the  $Sample\ Programs\ diskette$ , to download a control program to the Hostess 186. DPLOADER is a DOS program. To use it, follow these steps:

Execute DPLOADER.EXE.

C: dploader

2. DPLOADER will prompt you for values it needs to download the control program.

Enter most significant digit of dual port RAM address in hex: d
Enter I/O base address in hex: 218
Dual Fort Base Address = 2000:0000
I/O Base Address = 2000:0000
I/O Base Address = 2008
Reset ROSTESS 186 controller (Y/N)? y
Waiting for reset to complete
Enter control program file name to download: cpc.exe
Enter number of bytes to strip off file: 640
Invoke Turbo Debugger Remote Kernel on ROSTESS 186 controller (Y/N)?
Downloading cpc.exe...
XOOOX bytes downloaded successfully.
COM processor interrupted to start control program
Control program started execution

(This example uses the CPC.EXE control program. The 640 bytes stripped off the beginning of CPC.EXE include the 512 byte.EXE file header, and the 128 byte "firmware data area" that should not be overwritten.)

# CHAPTER 11 - Using Turbo Debugger®

Borland's Turbo Debugger is a source-level debugger that provides a windowing user interface. COMTROL supports the use of this debugger, allowing you to execute and debug programs that operate on the Hostess 186 eight-port controller. There are two debugging environments possible:

• a PC with both the Hostess 186 and Turbo Debugger installed, and

two PCs, one with Turbo Debugger installed, and the other with the Hostess 186 installed.

This section explains how to set up the latter system. The examples used in this section use the C versions of the sample programs found on the  $Sample\ Programs$  diskette.

# Setting Up the Debugging Environment Hardware


Setting Up the Debugging Environment Hardware

The two-PC debugging environment has a development PC that displays Turbo Debugger, and a remote PC system. The remote system runs Hostess 186 control programs under the Turbo Debugger environment. These systems must be configured as follows:

• The development system must be an IBM PC or compatible, with DOS 2.0 or higher, and at least 384K of RAM. A hard disk is recommended.

• The remote system, for these sample programs, must have the Hostess 186 controller installed. Set the Hostess 186 for I/O address 218h. The sample program CPC.EXE sets the Hostess 186 for I/O address 218h. The sample program CPC.EXE sets the Hostess 186 to use 64K of system-side memory, starting at D000:0. Make sure that no device occupies this memory space.

• Connect the development PC to the remote PC with a RS-232 null-modem cable. Attach one end of this cable to port 8 of the Hostess 186's interface box. Attach the other end of this cable to port 8 of the Hostess 186's interface box. Attach the other end of this cable to port 8 of the Hostess 186's interface box. Attach



Turbo Debugger

### Setting Up the Debugging Environment Software

This section uses examples from the C programs found on the  $Sample\ Programs$  diskette. Create directories on both the remote and development PCs, and copy the following programs to the appropriate systems:

Remote system:		Development system:			
DPLOADER CPC.EXE HITERM.EXE	Executable files	CPC.C CPC.H CPCSTART.ASM	Source files		
		CPC.TDS	Symbol table		

If you have not done so already, install Turbo Debugger on the development

The following steps show how to invoke Turbo Debugger and these files on both systems.

On the remote system, invoke DPLOADER.

```
C: dploader
```

Identify these values: the dual-port RAM's most significant digit, the I/O base address, the name of the download program, and the strip-off value. Authorize DPLOADER to reset the Hostess 18s and to invoke the remote Turbo Debugger kernel. (For this example, use CPC.EXE as the file to download.)

```
Enter most significant digit of dual port RAM address in hex: d
Enter I/O hase address in hex: 218
Dual Fort Rase Address = D000:0000
I/O Base Address = 2188
Reset HOSTESS 166 controller (Y/N)? y
Waiting for reset to complete
Enter control program file name to download: cpc.exe
Enter ountrol program file name to download: cpc.exe
Enter number of bytes to strip off file: 640
Invoke Turbo Debugger Remote Kernel on MOSTESS 186 controller (Y/N)? y
Turbo Debugger Remote Kernel on MOSTESS 180
Downloading cpc.exe...
XXXXXX
```


Turbo Debugger®


On the development system, invoke Turbo Debugger.

```
C: td -rp1 -rs3
```


```
ss:0806 0000
ss:0804 0000
ss:0802 0000
ss:08000000
  Help F2-Bkpt F3-Mod F4-Here F5-Zoom F6-Next F7-Trace F8-Step F9-Run F10-Menu
```

#### Turbo Debugger®







Turbo Debugger



(This example uses the cpc.tds symbol table file.)



### Turbo Debugger®




This specifies the segment to execute on the Hostess 186 controller's processor. You should always specify 1000 for this value.

Press <Ctrl> G, and enter the address of the entry point. (This example uses the symbolic name start.)

File View Run Breakpoints Data Options Window Help

FROMET




Turbo Debugger®

#### 10. Press <Ctrl> N.

When you press  $<\!$  Ctrl> N, this updates the registers for the CS:IP (current segment:instruction pointer).

11. Enter the first instruction displayed to assemble (for example, type cli)

File View Run Breekpoints Data Options Window Help REAL



From this point forward, you may customize your environment to you liking remember that the macro facility records all of your actions. To stop recording, choose Options  $\rightarrow$  Macros  $\rightarrow$  Stop Recording, To save the macro, choose Options  $\rightarrow$  Save Options. For future debugging sessions, use this macro to automatically replay steps 6 through 11. Finally, to invoke this macro, type the specified macro keystrokes when Turbo Debugger starts.

Turbo Debugger<sup>e</sup>

### **Configuring Symbol Tables**

To use Turbo Debugger, you must generate a symbol table to accompany your program. To create a symbol table:

1. Use the compiler's command options to compile and link your program (Refer to your vendor's documentation for specifics.)

2. Run the resulting .EXE file through Turbo Debugger's symbol table separating utility called TDSTRIP.EXE. This utility removes the symbol table from the executable file and places it in a separate file. The symbol table file has the extension .TDS.

The following examples, from the sample make file TSAMPLE.MK, explain the options used to make a symbol table.

```
For the assembly language example, the "make" is:

tasm /l /s /zi cpa.asm, cpa.obj
    #/l: Create a listing file
    #/s: Use source code segment ordering
    #/s: Use source code segment ordering
    #/si include full symbolic debug information in object file
    tlink // /s /rounded full symbolic debug information in object file
    tlink // /s /rounded full symbolic debug information in object file
    #/s: Fut detailed map of segments in map file
    #/s: Fut detailed map of segments in map file
    #/s: Fut symbol till full symbolic debug information in executable file
    tdstrip -s -c cpa.exe cpa.tds
    #/s: Fut symbol table in file cpa.tds
    #/c: Create .COM file (this is optional, .EXE file can also be used)
   For the C example, the "make" is:
```

Turbo Debugger

#### Invoking the Remote Turbo Debugger Kernel

The firmware on the Hostess 186 contains a Turbo Debugger remote "kernel" that must be invoked before Turbo Debugger on the remote computer can establish communication with the Hostess 186. Invoke the kernel by executing an int 27h interrupt to the Hostess 186's processor.

There are two methods to invoke the kernel. The first is demonstrated in the sample DPLOADER.C program, function invoke tdrem(). Here the system processor writes the int 27h opcode value of 27cdh into dual-port RAM at local processor address 1000:80. Next, the system processor interrupts the local processor, which executes the int 21h interrupt service routine to start the kernel. After this, you can download a control program and start the debugging session

 $function\ invoke\_tdrem():$ 

```
/* Entry: flag p - Pointer to interaction flag
/* io - Board I/O base address
/* Returns: 1 if tdrem is invoked, else 0
int invoke_tdrem(int io,unsigned far *flag_p)
    char strbuff[0x81];
int do_tdrem,valid_answer,wait;
unsigned rec_flag;
                                                               /* Stores string entered by user */
                                                               /* Received copy of interact flag*/
    valid_answer = 0;
while(!valid_answer)
        case 'Y':
   valid answer = 1;
   do_ddrem = 1;
   break;
   case 'N':
   valid answer = 1;
   do_ddrem = 0;
   break;
   default;
   break;
```

#### Turbo Debugger®

The second method that invokes the Turbo Debugger remote kernel is to embed the int 27h interrupt within the downloaded control program. If you do this, in the <a href="Ctrl">Ctrl</a> G step of the Turbo Debugger startup sequence, enter the starting address of the instruction immediately following the int 27h. Also, change the interaction flag at local address 10000 to AA55h before executing the int 27h interrupt. The interrupt service routine will restore this flag back to 55AAh; this will serve as an indicator that the interrupt was handled correctly. In assembly language this could be written as:

```
mov ax,1000h ;ES -> interaction flag
mov es,ax
mov es:0,0aa55h ;write interaction flag
int 27h ;invoke Turbo Debugger remote kernel
start_debug: ;symbolic address for
, Turbo Debugger <<TRL G>
```

Turbo Debugger®

# Notes on Using Turbo Debugger

When debugging code with Turbo Debugger remotely, remember that line 7 (port 8) of the Hostess 186 is used by Turbo Debugger. Therefore, your program must not use nor initialize line 7 of the SCC channel while debugging remotely.

The <CTRL BREAK's feature of Turbo Debugger is not operational with this implementation of Turbo Debugger remote. If Turbo Debugger is "running" and a breakpoint is never reached, there is no method of breaking execution without rebooting DOS on the remote system and restarting the entire debugging session. However, you can use the debug switch to issue an NMI (non-maskable interrupt) to the 80188. This will halt the executing program and return control to Turbo Debugger. Turbo Debugger replaces the non-maskable interrupt vector (type 2) with its own interrupt vector when Turbo Debugger starts up. Turbo Debugger also replaces the TRACE and Breakpoint interrupt vectors (types 1 and 3) with its own interrupt vectors. The remaining interrupt vectors are unaffected.

Single-stepping with the <F7> and <F8> function keys through instructions which result in hardware interrupts may not generate the interrupt reliably. For example, the instruction outp (0xel-f6, 0x31) writes a character out to line 0. This will normally result in a Transmit Buffer Empty (TBE) interrupt. However, if this instruction is single-stepped, the interrupt may not occur. To avoid this, set a breakpoint after the outp () and run to it, rather than single stepping over the outp () instruction.

Do not single-step instructions that follow the end-of-interrupt (EOI) to the programmable interrupt controller (PIO). The trace instruction uses a software interrupt (NT 3) to stop the next instruction from executing. If you single-step after an EOI is issued, the interrupt service routine (ISR) for the INT 3 software interrupt issues an IRET. This enables other interrupts to occur before the current interrupt is serviced.

Place a NOP instruction after the last instruction in the main procedure if an interrupt service routine follow the main procedure, and this interrupt could occur during a trace (F7/F8) of the last instruction in the main procedure.

You can debug only code that resides in RAM. Turbo Debugger cannot make firmware debugging calls (for example int 21h, the firmware RAM query) to the Hostess 186.

Turbo Debugger®

# How to Connect the Debug/Reset Switch to the Controller

This is an option that must be ordered for the Hostess 186. (Order part number HO86DC00A, the development kit for the Hostess 186. There is no extra charge for this option.)

The Debug/Reset switch requires a three-prong header at the top center of the controller. If you want to use the firmware debugger, check that the controller you are using has this header. Please call COMTROL Technical Support if this header is missing from your controller.




Figure 18. Location of the development header.

# CHAPTER 12 - Using the Hostess 186's Firmware Debugger

# Debugger Setup

The debugger is provided as part of the firmware installed in the Hostess 186 controller. This debugger can set a breakpoint, display memory, display registers, disassemble instructions, perform input and output to I/O ports, and single step through instructions.

The debugger console is initially assigned to the first serial port on the Hostess 186 controller. The serial communications parameters are defined as follows:

• 9600 bits/second
• no parity
• eight (8) bits per character
• one (1) stop bit
These parameters are fixed; a program cannot alter them. This picture shows how to setup a terminal to port one on a development PC:




Figure 19. Cabling setup between a terminal and a development PC.



# Invoking the Firmware Debugger

The firmware debugger essentially operates as an interrupt service routine. The Hostess 186 firmware provides access to the debugger and its functions through two software interrupts:

A program may invoke the debugger through this interrupt. The firmware configures serial port 1 as the debug console during system initialization.

INT 22h

After the system initializes, a program may change the debug console by executing an interrupt 22h. Load a valid device number from 0 to 7 (ports 1 through 8) into register AL before executing the software interrupt.

If you have an interface box with a debug switch, pressing that switch generates a NMI hardware interrupt that invokes the firmware debugger.

Firmware Debugger

# A Summary of Debugger Commands

The Hostess 186 debugger supports the following commands:

Command	Name	Function
В	Byte	All succeeding Input or Output commands read or write 8 bit values.
D	Dump	Displays the contents of a specified memory region.
G	Go	Continues execution from the current location with or without a breakpoint.
I	Input	Inputs and displays a byte or word from the specified I/O port.
0	Output	Outputs a byte or word to the specified I/O port.
R	Register	Displays the contents of all registers.
Т	Trace	Executes the next instruction (single step).
U	Unassemble	Disassembles a specified memory region.
w	Word	Formats all succeeding Input or Output commands to read or write 16-bit values.



### **Debugger Command Definitions**

This section describes how to use each of the debugger commands. The commands appear in alphabetical order. The function and format of each command appears as well as remarks and examples where appropriate.

For all the debugger commands:

- Each command is a single letter, which may be followed by one or more
- $\bullet\,$  Parameters shown in Capital Letters mean that you should substitute your value for that item.
- Optional parameters appear inside square brackets [].
- Commands and parameters may be entered using uppercase, lower-case, or a combination of both.
- $\bullet\,$  Commands execute only after you press the <Enter> key.
- The debugger prompt is a hyphen (-).
- $\bullet\,$  If the debugger encounters a syntax error, the pointer error shows the location of the error.

# Debugger Commands

 $\boldsymbol{B}$  (Byte Mode) Causes all succeeding Input or Output commands to read or write eight-bit (byte) values.

Format: B

No arguments are required.

Firmware Debugger

D (Dump)
Displays the contents of a specified memory region.

Format: D [STARTING ADDRESS] [ENDING ADDRESS]

D [STARTING ADDRESS] [L LENGTH]

- 1. A segment value, offset value pair separated by a colon (:).
- 2. A segment register mnemonic and an offset value separated by a colon (:).
- 3. An offset value only. A default segment will be used.

ENDING ADDRESS is an offset value, within the segment specified by the STARTING ADDRESS, which specifies the last address of a range of addresses to be displayed.

Alternatively, L LENGTH specifies the number of bytes to be displayed. If no ENDING ADDRESS or L LENGTH is specified, the default display length is 128 bytes.

If no arguments are specified and no previous D command has been entered, display will start at the current CS:P location. If a D command has previously been entered, display will start with the byte following the last byte previously displayed. Again, the default length is 128 bytes.

For example, both of these commands display the contents of memory from 0040h:000h through 0040h:00FFh:

D 40:0 FF

D 40:0 L 100

This command displays the contents of memory from offset 1000h, within the segment currently pointed to by the ES register, through offset 107Fh, the default length:

D ES:1000

Firmware Debugger

G (Go)
Executes from the current location with or without breakpoints.

Format: G [BREAKPOINT ADDRESS]

 ${\tt BREAKPOINT}$  ADDRESS specifies an address where program execution will be interrupted and control returned to the debugger.

If no breakpoint is specified, the program continues to execute normally.

For example, this command allows program execution to continue from the current location (CS:IP) and sets a breakpoint at address 4000h:0007h. Program execution will be interrupted and control returned to the debugger if the program attempts to execute the instruction at this address:

I (Input)
Inputs and displays a byte or word from the specified I/O port.

PORTADDRESS specifies a 16 bit  ${\it I/O}$  address from which data will be input. The size of the input data (byte or word) will depend on the current  ${\it I/O}$  mode (see the Byte and Word commands).

For example, this command inputs data from the I/O port at address 202h:

O (Output)
Outputs a byte or word to the specified I/O port.

Format: O PORTADDRESS VALUE

PORTADDRESS specifies a 16-bit I/O address to which data will be output.

VALUE is the data to be output. The size of the output data (byte or word) will depend on the current I/O mode (see the Byte and Word commands)

Firmware Debugger

R (Register)
Displays the contents of all registers.

Format: R No arguments are required.

T (Trace)
Executes the next instruction (single step).

Format: T

No arguments are required.

U (Unassemble) Disassembles a specified memory region.

Format: U [STARTING ADDRESS] [COUNT]

- 1. A segment value, offset value pair separated by a colon (:).
- 2. A segment register mnemonic and an offset value separated by a colon (:).
- 3. An offset value only. A default segment will be used.

 ${\tt COUNT}$  is the number of instructions to disassemble. If no  ${\tt COUNT}$  is specified, a default of 16 instructions will be disassembled.

If no arguments are specified and no previous U command has been entered, disassembly will start at the current CS:IP location. If a U command has previously been entered, disassembly will start with the instruction following the last instruction previously displayed.

For example, this command will disassemble eight instructions starting at address  $4000 h : \! 0003 h :$ 

U 4000:3 8

Firmware Debugger

 $\boldsymbol{W}$  (Word Mode) Causes all succeeding Input or Output commands to read or write 16-bit (word) values.

Format: W

No arguments are required

# Notes on Using the Firmware Debugger

Here are a few "features" that you should be aware of when using the firmware

- $1. \quad \mbox{Jump instructions display the next instruction's address as a relative address and not as an absolute address.}$
- 2. Non-8066 instructions do not disassemble correctly. These instructions appear as:
  - \* data \*

These instructions will execute correctly, however.

Timer, systems, and SCC interrupts may continue to occur when you use the firmware debugger. These system interrupt routines (ISRs) cannot make any assumptions about the state of any registers, including the segment registers, because the firmware debugger has modified these registers for its own use.

Therefore, when you start debugging, for all the registers used by ISRs, the ISR must save and initialize these registers, and then restore them before you exit the ISR.

Firmware Debugger

# How to Connect the Debug/Reset Switch to the Controller

This is an option that must be ordered for the Hostess 186. (Order part number HO86DC00A, the development kit for the Hostess 186. There is no extra charge for this output.) this option.)

The Debug/Reset switch requires a three-prong header at the top center of the controller. If you want to use the firmware debugger, check that the controller you are using has this header. Please call COMTROL Technical Support if this header is missing from your controller.




Figure 20. Location of the development header.



# APPENDIX A – Assembly Language Listings

The following files are in the 80186 assembly language:

- CPA.ASM the assembly language source code for CPA.COM.
   CP.EQU the include file for CPA.ASM

Here are a few guideline for executing the HITERM. EXE program with the CPA.COM assembly language control program:

- 1. Set the Hostess 186 for I/O address 218h.
- 2. Check that no other device occupies the D000 base memory address. The program uses 64K starting at D000:0.
- 3. Install the controller in the system.
- 4. Connect a non-intelligent ASCII terminal to the port on the Hostess 186 that you want to use.

  Set the terminal to:
  9600 baud
  8 data bits
  1 stop bit
  no parity
  no flow control.

- 5. Start-up DOS.
- 6. Execute DPLOADER.EXE.

C: dploader

DPLOADER will prompt you for values it needs to download the control program.

### Assembly Language Listings

```
Enter most significant digit of dual port RAM address in hex: d
Enter I/O base address in hex: 218
Dual Fort Base Address - D000:0000
I/O Base Address - D000:0000
Whiting for reset to complete
Enter control program file name to download: cpa.com
Enter number of bytes to strip off file: 0
Invoke Turbo Debugger Remote Mermel on HOSTESS 186 controller (Y/N)?
Downloading opc.exe...
XOMOX bytes downloaded successfully.
CCM processor interrupted to start control program
Control program started execution
```

(To run the Turbo Debugger verison; answer  $<\!\!y\!\!>$  to the last  $\,$  question.)

Execute HITERM.EXE. The HITERM application sends and receives any characters you type on either keyboard. Pressing the <F10> key terminates the transmittal.

```
page 60,80
.186
.xlist
.list
include cp.equ
       segment para public 'CODE' assume cs:_TEXT, ds:_TEXT
_TEXT
$\operatorname{\textsc{org}}$ 0h ;The first 80h bytes are the "firmware user area" defined by the HOSTESS 186 ;firmware
f 8 dup (?) 8 dup (?) ?
org 80h
public cpmain, start
cpmain proc
                                  ;firmware jumps here when interrupted
```

```
ax,ax
es,ax
bx,INT1_type*4
ax,offset system_isr
es:[bx],ax
ax,cs
es:[bx+2],ax
                                                   ;setup system interrupt vector
             bx,TINi_type*4 ax,offset timerl_isr es:[bx],ax ax,cs es:[bx],ax
mov
mov
mov
             ax, TIMER_INT_CTRL
dx, ax
ax, 0000h
dx, ax
                                                     ;write to interrupt timer cotrol reg.
                                                    ;allow interrupts for timer 1.
             dx,TMR1_MAX_CNTA
ax,TIMER1_CNT
dx,ax
dx,TMR1_CTRL_reg
ax,0e001h
dx,ax
mov
out
mov
mov
out
                                                     ;enable timer 1, max count A
                                                      ;AX = base vector type
;initialize vector table
mov
call
             ax,cs
es,ax
di,offset interact_flag ;DI=> interaction flag
[di],55aah ;restore interaction flag
mov
mov
mov
              di,offset boot_flag [di],0ffffh
                                                   ;indicate control program active
             di,offset sw_release
si,offset release
cx,release_len
movsb
                                                 ;move software release number ; to shared memory
mov
mov
mov
rep
sti
                                                     ;enable interrupts
```

```
;Main processing, is an infinite loop main_10:
                                                                               ;SI=> 1st line table
                  mov
                               si.offset line00
 main_30:
main_30:

mov

test

jnz

jmp

main_40:
                                 ax,[si].line_status
ax,line_active
short main_40
main_70
                                                                               ; no ... move on to next line
                  test
jnz
call
jc
                                 ax,Tx_active
main_70
deq_Tx_data
main_70
                                                                               ;is transmit active ?
; yes ... move on to next line
;character from xmit queue to send?
; no ... continue
 main_60:
                                 ;protect SCC out from interrupts dx,[si].io_base ;get base 7/0 address dx,2 ;offset to data register dx,al ;move character to SCC
                  cli
or
mov
add
out
sti
 main_70:
                                  si,offset line07
short main_75
main_10
                                                                               ; last table?
; no ... continue
; otherwise start over ...
jmp
main_75:
add
jmp
nop
cpmain endp
                                  si,line_entry_len
main_30
                                                                               ; bump to next line table
 Name: timerl isr
; Purpose: Process interrupt from timer 1. Doesn't do anything useful, just
; increments a word in dual port RAM to demonstrate that its working.
; Entry: Nothing
; Exit: Nothing
timerl_isr proc
push
push
inc
mov
out
pop
pop
iret
timerl_isr endp
                                 ax
dx
word ptr ds:7ch
dx,INTCTL
ax,EOI_VAL
dx,ax
dx
ax
                                                                             ;save registers
                                                                             ;increment word ;end of interrupt to PIC
                                                                            ;recover registers
```

```
;Name: system_isr
;Purpose: Process interrupt from sytem processor
;Entry: Nothing
;Extr: Nothing
               system_isr proc
pusha
                                                                                                                                                                                                                                                   ;save registers
           pusha
system_isr_02:
call
jc
mov
xor
shi
mav
add
cmp
jnc
call
system_isr_10:
mov
mov
out
popa
system_isr endp
                                                                                                            deq_Com_msq
system_isr_20
sl, msq_area
sh, sh
bx, offset command_tbl
bx, ax
bx, offset command_tbl
bx, offset command_tbl
cystem_isr_20
system_isr_20
i no ... exit
jet command
clear upper byte
jet command
clear upper byte
jet command value
jet command table
jet command table
jet command into table
jet command
jet continue
jet continue
jinvoke command processor
                                                                                                               system_isr_02
                                                                                                                                                                                                                                              ; check for another message
                                                                                                              dx, INTCTL
ax, EOI_VAL
dx, ax
                                                                                                                                                                                                                                              ;end of interrupt to PIC
                                                                                                equ $
null_cmd
open
close
int_sys
equ $
               command_tbl
                                                                                                                                                                                                                                             ;0 - null command
;1 - open a line
;2 - close a line
;3 - generate interrupt to system
                                                                dw
dw
dw
dw
                command tble
               ; Name: null_cmd (0)
;Purpose: Handle unimplemented command
;Entry: Nothing
;Ext: Nothing
             null_cmd proc
ret
null_cmd endp
                                                                                                                                                                                                                                                                                                                                                                                                                      CPA.ASM
;Name: open (1) ine for saynchronous communications;
Prurpose: Open a line for saynchronous communications;
Prurpose: Open a line for saynchronous communications;
Prurpose: Open a line for saynchronous;
(Rx character size)
(stop bits, parity)
(st
                                                    proc call get_line ;return SI=> line table entry configure_line ;configure line for async communications call enable_line ;enable line ;enable line
```

```
;save line table start
                                                                                             ;save line table start
;DI=> line table
;SI=> message area
;WR3 value
; and move to line table
;WR4 value
; solate Stop bits/parity
;Isolate Stop bits/parity
;WR5 value
;Isolate Stop bits/parity
;WR5 value
;isolate Tx character size
;get current value
; and clear Tx character size
;get current value
; and clear Tx character size
;combine the two
; and move to line table
;setup remaining length
;move BRGTC to line table
;recover line table start
;update params to SCC
                       stosb
mov cx,2
rep movsb
pop si
call scc_init
  ret .
configure_line endp
  | Name: enable line | Purpose: Enable a serial line | Purpose: Enable a serial line | Purpose: Enable a serial line | Entry: Six-> line table entry | Exit: Nothing | Sequence to enable interrupts: | 1. WR15: specify external/status interrupts | 2. WR0: reset external status truce | 3. WR0: reset external status truce | 4. WR1: enable receive, transmit and external status interrupts | 5. WR9: enable master interrupt enable
                                                                                                                                                                         CPA.ASM
                                         al, [si].WR5_
al,RTS
[si].WR5_,al
dx,[si].io_base
al,WR5
dx,al
al,[si].WR5_
dx,al
                                                                                             ;make sure RTS is high
                      mov
mov
mov
out
mov
out
                                                                                             ;get base i/o address
                                                                                             ;transmit parameters
                      ;Enable interrupts
mov al,WR15
out dx,al
mov al,[si].WR15_
out dx,al
                                                                                             ;external/status interrupt control
                                         al,WR0
dx,al
al,reset_ext
dx,al
                      mov
out
mov
out
                                                                                              ;for insurance ;reset external status interrupts
                      mov
out
mov
out
                                          al,WR1
                                                                                             ;interrupt enables
                                          dx,al
al,ext_int_enable+Tx_int_enable+parity_special+Rx_int_enable
dx,al
                       mov
out
mov
out
                                          al,WR9
                                          dx,al
al,MIE+status_lo+VIS ;master interrupt enable
dx,al
  ret
enable_line endp
  ;Name: get_line
;Purpose: Return line table pointer
;Entry: msg_area+1 = line number
;Exit:: SI=> line table entry
 get_line proc
mov
xor
mov
mul
add
                                                                                              ;get line number
;clear upper byte
;calculate line table offset
                                          al,msg_area+1
                                          ah,ah
cx,line_entry_len
cl
ax,offset line00
si,ax
```

```
/Name: soc_init
/Name: soc_init
/Purpose: Initialize SCC for asynchronous operation
/Entry: SI=> line table entry
/Exit: Nothing
/Sequence:
/ 1. WR9: reset channel
/ 2. WRA: specify clock mode, number of stop bits and parity
/ 3. WR2: specify base interrupt vector type
/ 4. WR3: specify number of bits/character for receive
/ 5. WR5: specify number of bits/character for transmit
/ 6. WR9: specify number of bits/character for transmit
/ 7. WR1: specify receive and transmit clock source
/ 8. WR1: specify lower byte of Baud Rate Time Constant
/ 9. WR1: specify upper byte of Baud Rate Time Constant
/ 10. WR1: specify Baud Rate Generator source and enable it
/ 11. WR3: enable receive operation
/ 2. WR5: mable transmit operation
    scc_init proc
                                                        dx,[si].io_base
                                                                                                                           ; get base I/O address
                                                        al,WR4
dx,al
al,[si].WR4_
al,x16_clock
dx,al
                               mov
out
mov
or
out
                                                                                                                         ;stop bits and parity ;add clock mode
                                                       mov
out
mov
out
                                                        al, WR3
dx, al
al, [si]. WR3_
dx, al
                               mov
out
mov
out
                                                                                                                         ;Rx character size
                                                        al,WR5
dx,al
al,[si].WR5_
dx,al
                               mov
out
mov
out
                                                                                                                         ;Tx character size, modem/break
                               mov
out
mov
out
                                                        al,WR9
dx,al
al,status_lo+VIS
dx,al
                                                                                                                         ;interrupt control
                                                        al,WR11
                                                                                                                                                                                                                        CPA_ASM
                                                      al, WR13
dx, al
al, [si].WR13_
dx, al
                            mov
out
mov
out
                                                                                                                 ;upper byte of BRGTC
                                                      al,WR14 dx,al al,BRG_eq_sys_clk+BRG_enable ;BRG source dx,al
                            mov
out
mov
out
                                                     al,WR3
dx,al
al,[si].WR3_
al,Rx_enable
[si].WR3_,al
dx,al
                                                                                                   ;Rx character size
;enable receive
                                                     al,WR5
dx,al
al,[si].WR5_
al,Tx_enable
[si].WR5_,al
dx,al
mov out mov or mov out ret scc_init endp
                                                                                                  ;Tx character size ;enable transmit
  ;Name: deq_Tx_data
;Purpose: Remove character from transmit queue
;Entry: SI=> line table entry
;Exit: carry set if queue is empty, else
; carry clear and AL = character
geq_Tx_data proc

push

mov bx, [si].Txq_tail

mov bx, [si].Txq_tail

push di

mov di,[si].Txq_fead

di

mov di,[si].Txq_offset

mov al,[di+bx]

push di

mov bx, Txq_mask

mov [si].Txq_tail,bx

clc
                                                                                                                        get queue tail
ris queue empty ?
rassume it is)
yes ... exit
rasve register
rget queue offset
remove character
recover register
rbump pointer
and mask it
rupdate pointer
return carry clear
                                                     deq Tx_data_10
di
di,(si).Txq_offset
al,(di+bx)
di
bx
bx,Txq_mask
(si).Txq_tail,bx
```

```
| Name: deq_Com_msg | Fourpose: Remove message from Communications Processor queue | Fourpose: Remove fourpose:
```

```
;Name: TBE isr
;Purpose: Common Transmit Buffer Empty Interrupt Service Routine.
This clears the Tx active flag in the line table to indicate that
a character is no longer in the process of being transmitted.
To keep the time in the ISR short data writes to the SCC are handled in the main loop.

;Exit: Nothing
TBE_isr proc
push
push
push
push
push
                                  dx
bx
cx
si
di
                                                                              ; save registers etc.
                                  mov
mov
push
and
TBE_isr_10:

mov
out
mov
out
TBE_isr_99:
                                  al,WR0
dx,al
al,reset_Tx_int
dx,al
                                                                             ;reset pending Tx interrupt
                                  isr_ret
                                                                            ;common exit ...
 jmp
TBE_isr endp
 ;
;
;
;
Rame: ESC_isr
;
Purpose: Common External Status Change Interrupt Service Routine. This
;
doesn't do any real work, just demonstrates how to reset and return.
;
Extr:: Nothing
                  proc
push
push
push
push
push
 ESC_isr
                                 dx
bx
cx
si
di
                                                                             ;save registers etc.
                                                                              ;si = line table entry
;get base I/O address
;save I/O address for isr_ret
                                  si,ax
dx,[si].io_base
dx
```

```
| Name: RCA_isr
|Purpose: Common Receive Character Available Interrupt Service Routine
| Entry: AX = line table entry
|Exit: Nothing
RCA_isr proc
push
push
push
push
push
                                                                                      ;save registers etc.
                                     si,ax
dx,[si].io_base
dx
dx,2
al,dx
                                                                                      ;si = line table entry
;get base I/O address
;save I/O address for isr_ret
;set up to read data register
;input character from SCC
                                     bx,[si].Rxq_tail
bx,[si].Rxq_head
bx
bx,0
RCA_isr_30
bx,Rxb_size
mov
sub
dec
emp
jge
add
RCA_isr_30:
emp
jl
                                                                                      ;bx = number of empty spots
;if Rx buffer full exit
                                                                                      get queue head again
get queue offset
add character to queue
                                     bx,[si].Rxq_head
di,[si].Rxq_offset
[di+bx],al
inc
and
mov
RCA_isr_99:
                                                                                      ;bump head pointer
; and mask it
; and update it
                                     bx
bx,Rxq_mask
[si].Rxq_head,bx
                                    isr_ret
                                                                                      ;common exit ...
 jmp
RCA_isr endp
```

```
SRC_isr

Common Special Receive Condition Interrupt Service Routine. This shows how to get the special receive condition status, but doesn't do any processing on it.

AX = line table entry
Nothing
               proc
push
push
push
push
push
SRC_isr
                              dx
bx
cx
si
di
                                                                   ;save registers etc.
                                                                     ;si = line table entry
;get base I/O address
;save I/O address for isr_ret
               mov
mov
push
                             si,ax
dx,[si].io_base
dx
                             al,RR1
dx,al
al,dx
                mov
out
in
                                                                    ;allow access to Read Register 1
                                                                    ;get special receive condition status
                ;Do Special Receive Condition processing here
                           al,WRO ;for insurance dx,al ;issue error reset command dx,al
                out
SRC_isr endp
; Name: isr_ret
; Name: isr_ret
; Purpose: Common Interrupt Service Routine exit processing
;Entry: DX = SCC base I/O address
;Ext.r = Interrupted routine
isr_ret proc
pop dx ;get I/O address
               pop
pop
pop
                             al,WRO dx,al al,reset_ius ;end of interrupt to SCC dx,al
```

```
;Name: lineXX_TBE
;Purpose: Transmit Buffer Empty Interrupt Service Routine. There is one of
; these for each line. Since each line has identical requirements
; on TBE, each of these jumps to a common TBE_isr.
;Rhtry: Nothing
;Exit: AX = line table entry
line00_TBE proc
push ax
mov ax,offset line00
jmp TBE_isr
line00_TBE endp
                                                                                                      ;Transmit Buffer Empty
;save register
; and setup line table offset
;do common processing ...
line01_TBE proc
push ax
mov ax,offset line01
jmp TBE_isr
line01_TBE_endp
                                                                                                      ;Transmit Buffer Empty
;save register
; and setup line table offset
;do common processing ...
line02_TBE proc
push ax
mov ax,offset line02
jmp TBE_isr
line02_TBE endp
                                                                                                       :Transmit Buffer Empty
;save register
; and setup line table offset
;do common processing ...
line03_TBE proc
push
mov
jmp
line03_TBE endp
                                                                                                      :Transmit Buffer Empty
;save register
; and setup line table offset
;do common processing ...
                                    oc
. ax
ax,offset line03
. TBE_isr
line04_TBE proc
push ax
mov ax,offset line04
jmp TBE_isr
line04_TBE endp
                                                                                                       ;Transmit Buffer Empty
;save register
; and setup line table offset
;do common processing ...
line05_TBE proc
push ax
mov ax,offset line05
jmp TBE_isr
line05_TBE endp
                                                                                                      ;Transmit Buffer Empty
;save register
; and setup line table offset
;do common processing ...
 line06_TBE proc

push ax

mov ax,offset line06
jmp TBE_isr

line06_TBE endp
                                                                                                       ;Transmit Buffer Empty
;save register
; and setup line table offset
;do common processing ...
```

;					
; Name:	lineXX	_ESC	Change Interi ine. Since e these jumps t	rupt each to a	Service Routine. There is one of line has identical requirements common ESC_isr.
ī	push nov jmp	ax,offset ESC_isr	line00	;sav ;	rernal/Status Change we register and setup line table offset common processing
	push nov jmp	ax,offset ESC_isr	line01	;sav	ternal/Status Change we register and setup line table offset common processing
ř	push nov jmp	ax,offset ESC_isr	line02	;sav	ternal/Status Change we register and setup line table offset common processing
line03_ES0	push nov imp	ax ax,offset ESC_isr	line03	;sav	ternal/Status Change we register and setup line table offset common processing
r	push nov jmp	ax,offset ESC_isr	line04	;sav	ternal/Status Change we register and setup line table offset common processing
ī	push mov jmp	ax ax,offset ESC_isr		;sav	ternal/Status Change we register and setup line table offset common processing
line06_ESG	push mov jmp	ax ax,offset ESC_isr	line06	;sav	ternal/Status Change we register and setup line table offset common processing

CPA.ASM

```
;...
;Name: lineXX_SRC
;Purpose: Special Receive Condition Interrupt Service Routine. There is one
; of these for each line. Since each line has identical requirements
; on SRC, each of these jumps to a common SRC_isr.

**Thing**
  ;Entry: Nothing
;Exit: AX = line table entry
line00_SRC proc
push ax
mov ax,offset line00
jmp SRC_isr
line00_SRC endp
                                                                                       ;Special Receive Condition
                                                                                       ; save register; and setup interrupt type; do common processing ...
line01_SRC proc

push ax

mov ax,offset line01

jmp SRC_isr

line01_SRC endp
                                                                                       ;Special Receive Condition
;save register
; and setup interrupt type
;do common processing ...
line02_SRC proc
push
mov
                                                                                        :Special Receive Condition
                                      ax
ax,offset line02
SRC_isr
                                                                                        ;save register; and setup interrupt type;do common processing ...
 jmp
line02_SRC endp
                                                                                        ;Special Receive Condition
;save register
; and setup interrupt type
;do common processing ...
push ax
mov ax,offset line03
jmp SRC_isr
 line03_SRC proc
line04_SRC proc
push
mov
jmp
line04_SRC endp
                                                                                        ;Special Receive Condition
;save register
; and setup interrupt type
;do common processing ...
                               ax
ax,offset line04
SRC_isr
line05_SRC proc
push ax
mov ax,offset line05
jmp SRC_isr
line05_SRC endp
                                                                                       ;Special Receive Condition
;save register
; and setup interrupt type
;do common processing ...
line06_SRC proc
push ax
mov ax,offset line06
jmp SRC_isr
line06_SRC endp
                                                                                        ;Special Receive Condition
;save register
; and setup interrupt type
;do common processing ...
```

```
; Name: vector_init
; Name: vector_init
; Purpose: Initialize SCC interrupt vectors. Each vector requires 4 bytes.
; Since the SCC modifies bits 3, 2, and 1 of the base vector type, but
; does not modify bit 0, every cert is unused. The unused
vector_init proc state in the same vector byte in
```

```
CPA.ASM
                                                             line05_TBE
line05_ESC
line05_RCA
line05_SRC
                                    dw
dw
dw
dw
                                   dw
dw
dw
                                                             line04_TBE
line04_ESC
line04_RCA
line04_SRC
                                                             label word
line07_TBE
line07_ESC
     line07_entry
                                                              line07_RCA
line07_SRC
                                                             line06_TBE
line06_ESC
line06_RCA
line06_SRC
      vector_tbl_end
line07_count
                                                             equ $ equ (($-line07_entry)/2)
      ; Miscellaneous data and stack
                                                            'Comtrol HOSTESS 186 Sample Control Program' ,0 'Copyright (C) 1991 Comtrol Corp. ',0 'All rights reserved.',0
                                  db
db
db
                                                        $ '1.00 ',0 equ $-release
     release equ
     release len
      msg_area db
                                                          16 dup (?)
                                                                                                                                  ;message area

        public
        bos
        ; bottom of stack

        label
        word
        ; bottom of stack

        db
        512
        dup
        (?) ; stack size = 512 bytes

        public tos
        ; top of stack

     bos
     tos
    org 1000h
                                                                                    .....
                                  public Comq, Sysq
                                                                                                                                                                                                                                       CPA.ASM
    ;Line table, one entry for each line
| Dine | 
                                                                                    line07 line_entry
   ;Transmit buffers, one for each line
 ; Receive buffers, one for each line
```

# CP.EQU

```
File: cp.equ
Purpose: Equates for sample control programs for HOSTESS 186.
(Company: Comtrol Corporation
PRelease: 1.00, Craig Harrison - Original release.
Date: 2-18-92
 ;end of interrupt value
;system interrupt vector type
;PIC port
;PIC port for initialization command word
;timer interrupt control register
 TIMER_INT_CTRL

;Timer registers
TIMERI_CNT
TIMO_LYPE
TIMI_LYPE
TIMI_LYPE
TIMI_CTRL_reg
TIMSI_MAX_CNTB
TIMSI_MAX_CNTB
TIMSI_CTRL_reg
TIMSO_CTRL_reg
TIMSO_CTRL_reg
TIMSO_CTRL_reg
TIMSO_CTRL_reg
                                                                                         ;30/sec counter;
;timer 0 interrupt vector type
;timer 1 interrupt vector type
; mode/control register
; max count B
; max count A
; count register
; mode/control register
; max count B
                                                          Offffh
08h
12h
Off5eh
Off5eh
Off5ah
Off58h
Off56h
Off54h
Off52h
Off50h
                                        edn
edn
edn
edn
edn
edn
edn
edn
 C2Sint_reg
C2Sint_hi
C2Sint_low
                                        edn
edn
                                                                                         ;COM uP to SYS uP interrupt register; value to set interrupt line high; value to set interrupt line low
                                                          0ef60h
                                                          0
0008h
 Txb_size
Txq_mask
Rxb_size
Rxq_mask
                                        edn
edn
edn
edn
                                                           512
Txb_size-1
2048
Rxb_size-1
                                                                                         ;transmit buffer size
                                                                                        receive buffer size;
  base_vector
                                        equ
                                                          80h
                                                                                         ;base interrupt vector type
  ;Message Queue Equates
msg_len equ
msgq_size equ
msgq_mask equ
                                                                                         ;message length
;number of message queue entries
                                                          msgq_size-1
                                                                                                                                                                CP.EQU
;filler, keeps things on even boundaries
;Transmit queue
Txq_head
Txq_tail
Txq_offset
;Receive queue data
Rxq_head dw
Rxq_tail dw
Rxq_offset dw
line_entry ends
line_entry_len equ
                                                      size line_entry
;line_status definitions
line_active equ
Tx_active equ
                                                                            ;line is active ;transmit is active (char is going out)
                                                    0001h
0002h
;Message Queue definition
msgq_entry
msgq_head
msgq_tail
msgq_area
msgq_entry
                                      struc
dw
dw
db
ends
                                                      ? ;queue head pointer
? ;queue tail pointer
msgq_size*msg_len dup (?) ;queue buffers
```

```
CP.EQU
/SCC register equates
WR0 equ 0
WR1 equ 1
WR2 equ 2
WR3 equ 3
WR4 equ 4
WR5 equ 5
WR6 equ 6
WR7 equ 7
WR7 equ 7
WR7 equ 10
WR1 equ 10
WR1 equ 11
WR11 equ 11
WR11 equ 12
WR14 equ 14
WR15 equ 15
  RR0
RR1
RR2
RR3
RR8
RR10
RR12
RR13
RR15
                      edin
edin
edin
edin
edin
edin
; 0.026 percent error
; 0.001 percent error
                                                                                      ; 0.401 percent error
; 1.06 percent error
                                                                                          ; 1.62 percent error
                                                                                                                                                                                            CP.EQU
                            ;Write Register Definitions (for basic asynchronous communications)
                          #Write Register 0 - command register reset_ext equ 10h reset_Tx_int equ 28h error_reset equ 30h reset_ius equ 38h
                         Write Register 1 - Tx/Rx interrupt and data transfer mode definition ext int_enable equ 01h
Tx_int_enable equ 02h
parity_special equ 04h
Rx_int_enable equ 10h
                          ;Write Register 2 - interrupt vector
                         /Write Register 3 - Rx parameters and controls Rx enable equ 0.1h
RX5 bit_char equ 00h
RX7 bit_char equ 40h
RX6 bit_char equ 80h
RX8_bit_char equ 0.00h
                         :Write Register 4 - Tx/Rx miscellaneous parameters and modes parity, enable eqn 01h parity, yew equ 02h parity, odd equ 02h one, stop_bit equ 00h one, stop_bits equ 04h one5_stop_bits equ 08h two_stop_bits equ 06h x16_clock equ 40h
                       ;Write Register 5 - Tx
RTS equ
Tx_enable equ
REAR equ
Tx5_bit_char equ
Tx7_bit_char equ
Tx6_bit_char equ
Tx8_bit_char equ
DTR equ
                                                                            parameters and controls 02h 08h 10h 00h 20h 40h 60h 80h
                         ;Write Register 6 - sync character or SDLC address field
```

CP.EQU

```
;Write Register 10 - miscellaneous Tx/Rx control bits
;Write Register 11 - clock mode control
Tx_clk_eq_BRG equ 10h
Rx_clk_eq_BRG equ 40h
;Write Register 12 - lower byte of baud generator time constant
;Write Register 13 - upper byte of baud generator time constant
;Write Register 14 - miscellaneous control bits
BRG_enable equ 01h
BRG_eq_sys_clk equ 02h
;Write Register 15 - external/status interrupt control DCD ie equ 08h CTS_ie equ 20h break_ie equ 80h
 ; Read Register Definitions (for basic asynchronous communications)
;Read.Register 1 - special receive condition status parity_error equ 10h overrun_error equ 20h framing_error equ 40h
;Read Register 2 - interrupt vector
```

# Bibliography

The following references were used as research material for this manual:

 $Advanced\ Micro\ Devices,\ Inc., \ ^{\mathfrak{o}}Z8530/Z85C30\ SCC\ Serial\ Communications\ Controller\ Technical\ Manual$ 

Intel \* iAPX 86/88, 186/188 User's Manual Hardware Reference

Intel \* iAPX 86/88, 186/188 User's Manual Programmer's Reference

Intel \* 80186/188, 80C186/C188 Hardware Reference Manual.

Zilog Inc., \* Z8030/Z8530 SCC Serial Communications Controller Technical Manual



# Glossary

dual-ported RAM

controller The controller is the Hostess 186 board itself.	
control program is the program downloads controller that controls the I/O.	ed to the

 $\label{lem:code_code} \mbox{Code Segment register:} \mbox{Instruction Pointer register location} \\ \mbox{used in debugging.}$ CS:IP

A device driver is the code running on the host that interfaces with the I/O device. device driver

Dual-ported RAM is the memory on the Hostess 186  $^\circ$  controller. It can be accessed by both the host and the controller.

host The host is the computer in which the controller is placed.

I/O I/O stands for input and output.

The IRQ is the interrupt vector number used to interrupt the host computer. IRQ

SCC

The Serial Communications Controller (SCC) for the Hostess 186 is the AMD AmZ8530 or the Intel 82530 chip.

# Index

-rp1, 113 -rs2, 113 -rs3, 113 AL register, 96 AMD AmZ8530, 1 AT/PC MODE, 73 AX register, 96

B (Byte Mode), 126 Baud rate generator time constants, 23, 43, 158 Bibliography, 161 boot flag, 90

Close, 21, 139
Command table, 29
Comq, 66, 154
Configure line, 140
CONFIG QUERY, 96
Control program, 163
Control register initialization, 48
Control word register, 105
Count register value, 104
Count register value, 104
Count register, 156
Cpa.asm, 135
CPA.COM, 133
Cpc.c, 16
CPC.H, 22
Cpcstart.asm, 26

D (Dump), 127
Debug/Reset switch, 122
Debug/Reset switch, 131
Debugger access through software interrupts, 124
DEBUGGER, 96
Deq.Com\_msg, 30, 145
Deq.Tx\_data, 17, 143
Developer's license agreement, iii
Development system, 111
Device driver, 163
DMA channel 1, 69
DMA, 1
Download, 52, 109
DPLOADER, 110, 112, 133
DPLOADER, 110, 112, 133
DPLOADER, 46, 47
DSR, 108
Dual-port memory addresses, 85
Dual-port memory window offset, 79
Dual-port raM, 4, 163
Enable line, 140

Enable\_line, 140 Enq\_Sys\_msg, 29, 144 EOI, 121 EPROM, 4 ESC\_isr, 11, 18, 146

Firmware data area map, 90 Firmware release number, 90

G (Go), 128 Get dual port memory base address, 49 Get I/O base address, 50 Get\_line, 141 Glossary, 163

Hiclose(linenum), 61

I (Input), 128 I/O, 163 I/O addresses, 81 I/O control block, 103 UO addresses, 81
UO control block, 103
UO map, 82
UO base, 82
UO base, 82
UO base, 87
UO base+0, 71
UO base+1, 71
UO base+1, 71
UO base+1, 71
UO base+3, 70
Identification number, 91
Index register, 82
INT 20h, 124
INT 22h, 124
INT 27h, 120
Intel 80186<sup>m</sup>, 1
Intel 82530, 1
Interaction flag, 90, 109
Internal I/O addresses, 84
Interrupt controlle register, 94
Interrupt service routine, 94, 95
Interrupt service rou

Limited warranty, iv
Line table, 39, 66, 155
Line table data structure, 42, 156
LineXX\_ECS, 33, 150
LineXX\_RCA, 34, 151
LineXX\_SRC, 36, 152
LineXX\_TER, 31, 149
Line status definitions 22, 42, 157

Main loop, 9
Make file, 118
Maximum count registers ,103
Memory addresses, 85, 86
Memory map, 87
Message queue definition, 43, 157
Message queue equates, 41, 156
Modem status register, 108

NMI, 96, 121 Non-8086 instructions, 130 Null\_cmd, 19, 138

O (Output), 128 Old config map, 90 Open, 20, 139

PIC, 41, 121

R (Register), 129
RAM\_QUERY, 96
RCA\_1sr, 11, 18, 147
Read register definitions, 25, 45, 160
README ASCII file, xi
Receive buffers, 40, 67, 155
Register, 73, 76, 79, 80
Remote "kernel," 119
Remote system, 111
Replacement, v
Reset board, 51
Return Material Authorization
(RMA), v
RI, 108

Index

SCC I/O addresses, 107
SCC interrupt vector table, 38, 153
SCC interrupt vectors, 99, 100
SCC port map, 90
SCC register defines, 23
SCC register defines, 23
SCC register equates, 43, 158
SCC vector modification, 99
SCC, 107, 163
SCC base interrupts, 97
SCc\_init, 142
Single-stepping, 121
Sliding window size, 74
Sliding window, 79
Spl 7 0 kernel call, 70
SRC jsr, 11, 19, 148
Symbol table, 118
Sysq, 66, 164
System Vo addresses, 81
SYSTEM, 109
System I/O 9
Sys

T (Trace), 129
TBE, 121
TBE, isr, 10, 17, 146
TDSTRIP EXE, 118
TIMER 0, 97
TIMER 1, 97
TIMER 2, 69, 103
Timer registers, 156
Timer count register, 103, 104
Timer mode/control word, 103
Timer1\_isr, 12, 28, 137
Transmit buffers, 40, 66, 155
TSAMPLEMK, 68 TSAMPLE.MK, 68 Turbo Debugger, 111

U (Unassemble), 129



#### Developer's License Agreement

At Comtrol, we want to encourage you to develop software products for our hardware products, so we developed this no-nonsense Developer's License Agreement.

The software supplied with the Programmer's Toolkit is protected by United States copyright law and international copyright treaties. In order for Comtrol to protect its copyrights, we need some limitations on reproduction and distribution, so here they are:

- The software may only be used to develop software products that will operate
  with Comtrol brand hardware and software.
- 2. You may not reproduce nor distribute the source code contained in the Programmer's Toolkit.
- Any reproduced or modified Programmer's Toolkit software distributed in executable object code form must bear either Comtrol's copyright notice (for example, Copyright 1991, 1992 Comtrol Corporation), or your own copyright notice.

Other than these restrictions, programs that you write using the materials in the Programmer's Toolkit may be used, distributed, modified, or licensed by you as you decide.

Sample programs are provided to help you start programming right away. You may edit, modify, or otherwise incorporate these programs and routines; and you may redistribute and license them for use by your customers without any other license fee or restriction.

Of course, you are solely responsible for your own programming and you agree to hold us harmless from all claims, liability, and damage arising from you own products which include any Comtrol Software. Remember that this software is designed for use only with Comtrol Products. It will not function properly with any other brand of controller.

#### Limited Warranty

Hostess 186 Programmer's Reference

PRODUCT UNTIL YOU HAVE CALLED COMTROL'S CUSTOMER SERVICE DEPARTMENT AND OBTAINED A RETURN AUTHORIZATION NUMBER.

The entire and exclusive liability and remedy for breach of this Limited Warranty shall be limited to the replacement of defective diskette(s) or documentation and shall not include or extend to any claim for or right to recover any other damages, including but not limited to, loss of profits, data or use of the software, or special, incidental or consequential damages or other similar claims, even if Comtrol has been specifically advised of the possibility of such damages. In no event will Comtrol's liability for any damages to you or any other person ever exceed \$500.00, regardless of any form of the claim.

COMPROL CORPORATION SPECIFICALLY DISCLAIMS ALL OTHER WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO, ANY IMPLIED WARRANTY OF MERCHANTABILITY NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM ANY COURSE OF DEALING OR PERFORMANCE BETWEEN YOU AND COMPTROL. Specifically, Comitrol makes no representation or warranty that the software is fit for any particular purpose and any implied warranty of merchantability is limited to the ninety-day duration of the Limited Warranty covering the physical diskette(s) and physical documentation only (and not the software) and is otherwise expressly and specifically disclaimed. THE SOFTWARE IS PROVIDED AS IS.

This limited warranty gives you specific legal rights; you may have others which may vary from state to state. Some states do not allow the exclusion of incidental or consequential damages, or the limitation on how long an implied warranty lasts, so some of the above may not apply to you.

# Limit of Liability

IN NO EVENT WILL COMTROL BE LIABLE FOR ANY DAMAGES, COST OR EXPENSE, INCLUDING WITHOUT LIMITATION, A LOSS OF PROFIT, USE OR DATA, OR ANY SPECIAL, INDIRECT, DIRECT CONSEQUENTIAL OR INCIDENTAL DAMAGES REGARDLESS OF THE BASIS OF YOUR CLAIM, INCLUDING NEGLIGENCE IN EXCESS OF \$500.00.

# Miscellaneous

This License and Limited Warranty shall be construed, interpreted and governed by the laws of the State of Minnesota and any action hereunder shall be brought only in Minnesota. If any provision is found void, invalid, or unenforceable it will not affect the validity if the balance of this License and Limited Warranty which shall remain valid and enforceable according to its terms. If any remedy becaunder is

DFARS 52.227-7013 applicable to commercial computer software. All rights not specifically granted in this statement are reserved by Comtrol.

#### Replacemen

To qualify for replacement under the warranty terms, the original purchaser must follow the procedure outlined below:  $\frac{1}{2} \left( \frac{1}{2} \right) = \frac{1}{2} \left( \frac{1}{2} \right) \left($ 

- COMTROL CORPORATION must be notified in writing within thirty (30) days of
  the date that the defect is discovered. COMTROL CORPORATION will then issue a
  Return Material Authorization (RMA) Number which the purchaser must
  include with all correspondence and display on the outside of the shipping
  container when returning the Product.
- 2. A written description of the defect together with proof of the purchase date must be shipped with the Product.
- All Product must be shipped freight and insurance prepaid, in the original shipping container, or in a container providing equal or better protection, with the Return Material Authorization (RMA) Number displayed on the outside of the container in prominent manner. Ship the Product to:

COMTROL CORPORATION 2675 Patton Road, Dock D St. Paul, Minnesota 55113

COMTROL CORPORATION will return a Product which qualifies under this warranty freight and insurance prepaid. COMTROL CORPORATION will replace Products which do not qualify under the terms of this warranty at the option of the purchaser, in which case the purchaser will pay the cost of repair, and return freight and insurance.

# Technical Support

COMTROL CORPORATION provides lifetime support for all its products. If you have questions about your Hostess 186 controller, please call or fax COMTROL at:

Toll free: 1-800-926-6876 (US)

Phone: (612) 631-7654 (US), or (44) 869-323-220 (UK)
FAX: 612-631-8117 (US). or (44) 869-323-211 (UK)

Hostess 186 Programmer's Reference

# **Table of Contents**

List of Figures and Tables Before You Begin Conventions Used in this Guide	ź
CHAPTER 1 – Hostess 186 Controller Features and Architecture	1
CHAPTER 2 - Sample Programs Reading Program Listings Dual-port RAM Configuration for CPC.EXE CPC.C. CPC.H. CPCSTART ASM CP.EQU DPLOADER C HOW DPLOADER Works HITERM C HOW PITCERM Works Invoking HITERM HILLB.ASM TRAMPLEMK TRAMPLEMK TRAMPLEMK TRAMPLEMK	7 8 13 16 22 26 41 46 46 55 55 56 59
CHAPTER 3 — Preview: Initializing the Controller, the Control Registers, and Memory Controller State at Startup. Resetting and Initializing the Controller.	69
CHAPTER 4 — Control Registers Used on the Hostess 186.           Register Features           Control Register #1           Control Register #2           Control Register #3           Control Register #4	73 73 76 79
CHAPTER 5 – Input/Output Addresses	81 82
CHAPTER & - Hoetage 196 Dual-nort Mamony	05

CHAPTER 7 - Interrupts, continued	
Writing an Internal Interrupt Service Routine	94
Initializing Hostess 186 Interrupt Vectors	95
Hostess 186 Interrupt Vectors Defined	96
The Interrupt Mask Register Finding the SCC Interrupt Vector Types	98
Finding the SCC Interrupt Vector Types	99
CHAPTER 8 - Timers	102
Enabling Timers	104
Disabling Timers	106
=	
CHAPTER 9 - Serial Communication Controller Port Communication	107
Talking to the SCC Ports	107
Reading the Modem Status Register	108
CHAPTER 10 - Downloading and Executing a Control Program	109
Downloading a Control Program	109
Using the DPLOADER Program	
NADTED 11 - Heing Turko Dohuggor®	444
CHAPTER 11 — Using Turbo Debugger® Setting Up the Debugging Environment Hardware	111
Configuring Symbol Tables	118
Configuring Symbol Tables nvoking the Remote Turbo Debugger Kernel	119
Votes on Using Turbo Debugger	191
Notes on Using Turbo Debugger	122
CHAPTER 12 - Using the Hostess 186's Firmware Debugger	123
Debugger Setup nvoking the Firmware Debugger Noking the Firmware Debugger Summary of Debugger Commands Debugger Command Definitions	123
nvoking the Firmware Debugger	124
A Summary of Debugger Commands	125
Debugger Command Definitions	126
3 (Byte Mode) D (Dump)	126
) (Dump)	127
G(Go). (Input)	128
(Input)	128
) (Output)	128
R (Register)	129
(Trace)	129
J (Unassemble)	129
V (Word Mode)  Notes on Using the Firmware Debugger  How to Connect the Debug/Reset Switch to the Controller	130
Notes on Using the Firmware Debugger	130
low to Connect the Debug/Reset Switch to the Controller	131
Hostess 186 Programmer's Reference	199
	199
Hostess 186 Programmer's Reference List of Figures and Tables	
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.	ix
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure I. Hostess 186 four-port controller.	ix
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 1. Hostess 186 four-port controller.  Figure 2. Hostess 186 eight-port controller.	ix 2 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 1. Hostess 186 four-port controller.  Figure 2. Hostess 186 eight-port controller.	ix 2 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 1. Hostess 186 four-port controller.  Figure 2. Hostess 186 eight-port controller.	ix 2 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 1. Hostess 186 four-port controller.  Figure 2. Hostess 186 eight-port controller.	ix 2 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 2. Hostess 186 eight-port controller.  Figure 3. Hostess 186 blook diagram.  Figure 4. Hostess 186 standard memory map.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 6. Data flow diagram for pthoJADER.C.	ix 2 2 3 4 4 8
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 block diagram.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PDLOADER.C.  Figure 7. Data flow diagram for HITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 light-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 standard memory map.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PIJOADER.C.  Figure 7. Data flow diagram for FITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 light-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 standard memory map.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PIJOADER.C.  Figure 7. Data flow diagram for FITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 light-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 standard memory map.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PIJOADER.C.  Figure 7. Data flow diagram for FITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 light-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 standard memory map.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PIJOADER.C.  Figure 7. Data flow diagram for FITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 light-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 standard memory map.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PIJOADER.C.  Figure 7. Data flow diagram for FITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 light-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 standard memory map.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PIJOADER.C.  Figure 7. Data flow diagram for FITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 light-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 standard memory map.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PIJOADER.C.  Figure 7. Data flow diagram for FITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker.  Figure 2. Hostess 186 four-port controller.  Figure 3. Hostess 186 block diagram.  Figure 4. Hostess 186 block diagram.  Figure 5. Data flow diagram for the control program CPC.C.  Figure 7. Data flow diagram for PDLOADER.C.  Figure 7. Data flow diagram for HITERM.C.  Figure 8. Control register #1 format.	ix 2
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker. Figure 1. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 8. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. How the system "sees" the Hostess 186's local dual-port R Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 14. Interrupt mask register format. Figure 16. Modem status register format.	ix
Hostess 186 Programmer's Reference  List of Figures and Tables  Figure I. Location of the part number sticker. Figure 1. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 8. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. How the system "sees" the Hostess 186's local dual-port R Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 14. Interrupt mask register format. Figure 16. Modem status register format.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 1. Hostess 186 four-port controller. Figure 2. Hostess 186 fight-port controller. Figure 3. Hostess 186 eight-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Data flow diagram for the control program CPC.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R. Figure 13. How the Hostess 186's sees" its own RAM. Figure 14. Interrupt mask register format. Figure 16. Modem status register format. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 1. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 eight-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 11. Control register #2 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 14. How the Hostess 186 "sees" its own RAM. Figure 14. Interrupt mask register format. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 sight-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Data flow diagram for the control program CPC.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 8. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 13. How the Hostess 186's sees" its own RAM. Figure 14. How the system "sees" the Hostess 186's local dual-port R Figure 15. Format of the timer's mode/control word register. Figure 15. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 20. Location of the development header. Figure 20. Location of the development header.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 sight-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Data flow diagram for the control program CPC.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 8. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 13. How the Hostess 186's sees" its own RAM. Figure 14. How the system "sees" the Hostess 186's local dual-port R Figure 15. Format of the timer's mode/control word register. Figure 15. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 20. Location of the development header. Figure 20. Location of the development header.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure I. Hostess 186 four-port controller. Figure 2. Hostess 186 eight-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 seight-port controller. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 8. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. Control register #2 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 13. How the Hostess 186' sees" its own RAM. Figure 14. How the system "sees" the Hostess 186's local dual-port R Figure 15. How the system sregister format. Figure 15. How the distance size is the Hostess 186's local dual-port R Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCS. Figure 18. Location of the development header. Figure 19. Cabling setup between a terminal and a development PC Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64 Dual-port nemory man.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 loght-port controller. Figure 4. Hostess 186 lobck diagram. Figure 4. Hostess 186 lobck diagram. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 8. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R. Figure 13. How the Hostess 186' soes" its own RAM. Figure 14. How the system "sees" the Hostess 186's local dual-port R. Figure 15. Format of the timer's mode/control word register. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 loght-port controller. Figure 4. Hostess 186 lobck diagram. Figure 4. Hostess 186 lobck diagram. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 8. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R. Figure 13. How the Hostess 186' soes" its own RAM. Figure 14. How the system "sees" the Hostess 186's local dual-port R. Figure 15. Format of the timer's mode/control word register. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 1. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 11. Control register #2 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 18. How the Hostess 186's sees" its own RAM. Figure 15. Format of the timer's mode/control word register. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 1. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 11. Control register #2 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 18. How the Hostess 186's sees" its own RAM. Figure 15. Format of the timer's mode/control word register. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 1. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 11. Control register #2 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 18. How the Hostess 186's sees" its own RAM. Figure 15. Format of the timer's mode/control word register. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure I. Hostess 186 four-port controller. Figure 1. Hostess 186 four-port controller. Figure 2. Hostess 186 eight-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for the control program CPC.C. Figure 7. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 10. Control register #2 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 18. How the Hostess 186'sees" its own RAM. Figure 14. Interrupt mask register format. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 19. Cabling setup between a terminal and a development PCs. Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map. Table 4. Line table unber and corresponding Hostess 186 port. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under one megabytes. Table 7. Chortlor register #1 sliding window offset format.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 4. Hostess 186 block diagram. Figure 5. Data flow diagram for PLOADER.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R. Figure 13. How the Hostess 186's sees" its own RAM. Figure 14. Interrupt mask register format. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 19. Cabling setup between the reminal and a development PC Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 4. Line table number and corresponding Hostess 186 port. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under sixteen megabytes. Table 7. Memory locations addressed under one megaptye. Table 8. Control register #3 window offset format. Table 10. Line table number and ordersessed under one megabytes. Table 10. Control register #3 window offset format. Table 10. Control register #4 interrupt values.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 4. Hostess 186 block diagram. Figure 5. Data flow diagram for PLOADER.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R. Figure 13. How the Hostess 186's sees" its own RAM. Figure 14. Interrupt mask register format. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 19. Cabling setup between the reminal and a development PC Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 4. Line table number and corresponding Hostess 186 port. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under sixteen megabytes. Table 7. Memory locations addressed under one megaptye. Table 8. Control register #3 window offset format. Table 10. Line table number and ordersessed under one megabytes. Table 10. Control register #3 window offset format. Table 10. Control register #4 interrupt values.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure I. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby figure 10. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 18. How the system "sees" the Hostess 186's local dual-port R Figure 18. How the system "sees" the Hostess 186's local dual-port R Figure 19. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 19. Cabling setup between the remote and development PCs. Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. & K Dual-port memory map. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under one megabytes. Table 7. Memory locations addressed under one megabytes. Table 8. Control register #3 window offset format. Table 9. Control register #4 interrupt values Table 10. Hostess 186 100 map. Table 11. Hostess 186 100 map. Table 11. Hostess 186 100 map.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure I. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Hostess 186 standard memory map. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby figure 10. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 18. How the system "sees" the Hostess 186's local dual-port R Figure 18. How the system "sees" the Hostess 186's local dual-port R Figure 19. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 19. Cabling setup between the remote and development PCs. Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. & K Dual-port memory map. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under one megabytes. Table 7. Memory locations addressed under one megabytes. Table 8. Control register #3 window offset format. Table 9. Control register #4 interrupt values Table 10. Hostess 186 100 map. Table 11. Hostess 186 100 map. Table 11. Hostess 186 100 map.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure I. Hostess 186 four-port controller. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 block diagram. Figure 4. Data flow diagram for the control program CPC.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 8. Fourth Option of HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #1 format. Figure 11. Control register #2 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R. Figure 13. How the Hostess 186's sees" its own RAM. Figure 14. How the system "sees" the Hostess 186's local dual-port R. Figure 15. How the system sees" the Hostess 186's local dual-port R. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 19. Cabling setup between the remote and development PCs. Figure 19. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map. Table 4. Line table map. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under sixteen megabytes. Table 7. Memory locations addressed under one megabyte. Table 8. Control register #3 window offset format. Table 9. Control register #3 window offset format. Table 9. Control register #4 interrupt values. Table 10. Hostess 186 to Map. Table 11. Hostess 186 to Map. Table 12. Line two Mark Menabled or disabled. Table 13. Hostes 186 internal 100 addresses.	ixix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure I. Hostess 186 four-port controller. Figure 2. Hostess 186 fight-port controller. Figure 3. Hostess 186 light-port controller. Figure 3. Hostess 186 light-port controller. Figure 4. Data flow diagram for PLOADER.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby figure 10. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 13. How the Hostess 186's sees "its own RAM. Figure 14. Interrupt mask register format. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 19. Cabling setup between the areminal and a development PC Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map. Table 4. Line table map. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under sixteen megabytes. Table 7. Memory locations addressed under one megabytes. Table 8. Control register #4 interrupt values. Table 9. Control register #4 interrupt values. Table 10. Hostess 186 10 addresses. Table 11. Line table map. Table 12. Index with RAM enabled or disabled. Table 13. Line table one megabyte memory addresses.	ix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure 2. Hostess 186 four-port controller. Figure 3. Hostess 186 four-port controller. Figure 3. Hostess 186 sight-port controller. Figure 4. Hostess 186 sight-port controller. Figure 5. Data flow diagram for the control program CPC.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for PLOADER.C. Figure 7. Data flow diagram for HITERN.C. Figure 8. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby Figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 11. Control register #3 format. Figure 13. How the Hostess 186's sees" its own RAM. Figure 15. How the system "sees" the Hostess 186's local dual-port R Figure 19. Modem status register format. Figure 17. Cabling setup between the remote and development PCS. Figure 18. Location of the development header. Figure 19. Cabling setup between a terminal and a development PCS. Figure 19. Cabling setup between a terminal and a development PCS. Figure 19. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 648 Dual-port memory map. Table 4. Line table map. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under one megabyte. Table 7. Memory locations addressed under one megabyte. Table 8. Control register #3 window offset format. Table 9. Control register #4 interrupt values. Table 10. Hostess 186 100 map. Table 11. Hostess 186 100 map. Table 12. Linex with RAM enabled or disabled. Table 13. Hostess 186 internal 100 addresses. Table 14. Linex with RAM enabled or disabled. Table 15. Above one megabyte memory addresses.	ixix
List of Figures and Tables  Figure I. Location of the part number sticker. Figure I. Hostess 186 four-port controller. Figure 2. Hostess 186 fight-port controller. Figure 3. Hostess 186 light-port controller. Figure 3. Hostess 186 light-port controller. Figure 4. Data flow diagram for PLOADER.C. Figure 5. Data flow diagram for the control program CPC.C. Figure 6. Data flow diagram for HITERM.C. Figure 7. Data flow diagram for HITERM.C. Figure 9. Four Hostess 186 controllers addressed under one megaby figure 10. Control register #1 format. Figure 9. Four Hostess 186 controllers addressed under one megaby figure 10. Control register #2 format. Figure 11. Control register #3 format. Figure 12. How the system "sees" the Hostess 186's local dual-port R Figure 13. How the Hostess 186's sees "its own RAM. Figure 14. Interrupt mask register format. Figure 16. Modem status register format. Figure 17. Cabling setup between the remote and development PCs. Figure 18. Location of the development header. Figure 19. Cabling setup between the areminal and a development PC Figure 20. Location of the development header. Table 1. Hostess 186 components and features. Table 2. Line table number and corresponding Hostess 186 port. Table 3. 64K Dual-port memory map. Table 4. Line table map. Table 5. Control register #1 sliding window size format. Table 6. Memory locations addressed under sixteen megabytes. Table 7. Memory locations addressed under one megabytes. Table 8. Control register #4 interrupt values. Table 9. Control register #4 interrupt values. Table 10. Hostess 186 10 addresses. Table 11. Line table map. Table 12. Index with RAM enabled or disabled. Table 13. Line table one megabyte memory addresses.	ix

# Before You Begin

This book details the features and functionality of revision A of the Hostess 186 controller, part number HO8600nnA, where nn is 04 for the four-port controller, and 08 for the eight-port controller. A white sticker found on the lower right corner of the solder side of the controller shows the revision.




Figure I. Location of the part number sticker

If your Hostess 186 has a different revision, call COMTROL to receive the corresponding Programmer's Reference.

The purpose of this reference manual is to explain the functionality of the Hostess 188 controller. A diskette titled Sample Programs includes examples written in both the C and 80186 assembly languages. If you are not familiar with either language, this reference is not for you. There are several third-party C and assembly programming books available; use those books to increase your technical expertise. Another required book is Advanced Micro Devices' 28530/28530 Serial Communications Controller Technical Manual or Zilog Incorporated's Z8030/Z8530 SCC Serial Communications Controller Technical Manual. These books explain the functionality of the 285C30 serial communications controller, and also include sample programs.

### **Future Hardware Changes**

Hostess 186 Programmer's Reference

# "I Never Read Manuals"

If you don't read manuals – you should at least read the "Sample Programs" chapter. After you read this chapter, you can read those chapters in the book that are of interest to you.

This manual contains the following chapters:

Chapter 1: Hostess 186 Controller Features and Architecture

Architectural review of the hardware functionality.

Chapter 2: Sample Programs

Full listings explanations of the enclosed sample programs.

Chapter 3: Preview - Initializing the Controller, the Control Registers, and Memory

An overview of setting up the controller using software.

Chapter 4: Control Registers Used on the Hostess 186

How to set up the Hostess 186's control

Chapter 5: Input/Output Addresses

Technical descriptions of the I/O addresses

Chapter 6: Hostess 186 Dual-port Memory

Understanding DPRAM.

Chapter 7: Interrupts

Setting up interrupts.

Chapter 8: Timers

Setting up timers and the values to use.

Chapter 9: Serial Communication Controller Port Communication

Technical description of the SCC registers.

Chapter 10-

Hostess 186 Programmer's Reference

Chapter 12: Using the Hostess 186's Firmware How to use the firmware debugger. Debugger

Appendix A: Assembly Language Listings

The listing for the assembly language programs

Read README on the Hostess 186 Sample programs diskette — you should read the ASCII file README on the "Sample Programs" diskette included with your manual. This file lists the latest changes and errata to the sample programs, listings, and this manual.

Hostess 186 Programmer's Reference


# Conventions Used in this Guide

The sample program installation instructions use diagrams to represent what appears on the system administrator's terminal. A screen typeface shows what to enter at a prompt. These instructions use a few uniform conventions:

the menus you use appear boxed in a different typeface. For example:



the commands that you enter appear in a different typeface. For example:



After you enter a command, select a menu option, or respond to a prompt, always press the <Enter> or <Return> key. If you do not have to press <Enter> or <Return>, the instructions will explicitly state this.



#### Hostess 186 Controller Features

The Hostess 186 controller is an intelligent serial communications board with four or eight ports. It has an eight megahertz (MHz), highly-integrated, 16-bit NMOS Intel 80186 processor. This processor is object code compatible with the Intel 8086 and 8088 microprocessors.

The 80186 processor has the following integrated components: an 8237 four-channel DMA controller, an 8251 UART communications controller, three 8237 timer-counters, an 8259 interrupt controller, and a refresh controller. The Hostess 186 controller has 128 kilobytes (Kbytes) of dual-ported RAM.

The IRQs available are 3, 4, 5, 9, 10, 11, 12, or 15.

There are four control registers on the Hostess 186. These registers control the addressing, memory window size, interrupts, and mode of operation.

Two programmable timers are available to the control program. The timers can be used to generate interrupts to the control program, at a frequency of 16 to 200 interrupts per second.

The next table summarizes the components and features of the Hostess 186 controller.

Table 1. Hostess 186 components and features.

# Components and Features: Components and Features: • 8 MHz Intel 80:86" processor • Four AMD Am28530 or Intel 82530 Serial Communication Controllers, expandable to eight SCCs • 128 Kbytes dual-ported RAM • Switch-definable I/O addresses • Software-definable memory addresses • Software-definable IRQs • Two programmable timers • Software-definable 8- or 16-bit memory transfers

Features and Architecture




Figure 1. Hostess 186 four-port controller.





Figure 2. Hostess 186 eight-port controller.

# Hostess 186 Architecture

The following block diagram shows the major hardware components of the Hostess  ${\tt 186}$  controller.



re 3 Hostess 186 block diagram

#### Features and Architecture

The EPROM block contains 32K bytes mapped at the top of the 80186's one megabyte of memory space. This firmware contains code for the following:

• 80186 bootstrap instruction

• 80186 initialization

• Programmable interrupt controller (PIC) initialization

• Timer initialization

• Interrupt vector initialization

• Interrupt service routines

• Diagnostics for Serial Communication Controllers (SCCs) and memory

• Terminal debugger

• Borland's Turbo Debugger® remote kernel

Although it is possible for users to produce their own EPROMs for the Hostess 186, COMTROL does not recommend it. Instead, users may customize the operation of the Hostess 186 by developing their own control programs and downloading them to the Hostess 186. Hostess 186.

The Serial Communication Controllers block contains \$530 Serial Communication Controller chips. These devices implement the four or eight serial ports found on the Hostess 156 controller. The SCCs are mapped into the \$0156 \$100 address space. For more information about programming the SCCs, please read Advanced Micro Devices Z8530/Z85C30 Serial Communications Controller Technical Manual or Zilog Incorporated's Z8030/Z8530 SCC Serial Communications Controller Technical Manual.

The memory block contains 128K bytes of dual-port RAM mapped at the bottom of the 80186's memory space. A small portion of this memory is reserved for the interrupt vector table and firmware usage. The remainder may be used to customize the Hostess 186 to the user's application. The users accomplish this by developing and downloading their own control programs into the dual-port RAM.

Description:	Starting Address:
unused	10080h
firmware data area	10000h
unused	00c00h
firmware work space	00400h
interrupt vector table	00000h

Figure 4. Hostess 186 standard memory map (as addressed by the local processor).



The I/O block contains functions that can be performed by I/O writes or reads from the system's processor, as follows:

• Write a control register index.

• Write to a control register.

• Enable or disable dual-port RAM.

• Interrupt the 80186.

• Reset the Hostess 186.

The control register block contains the functions that can be performed by 1/0 writes from the system processor. The control registers are accessed in a two-step process: first an index is written, then the control register value is written. The control register functions are:

• Select the base address of dual-port RAM in the system's memory space.

• Select the size of the system's window into dual-port RAM.

• Select the portion of dual-port RAM visible in the system's window.

• Select the interrupt request line the Hostess 186 uses.

The edge connector block contains the connectors which plug into the system's 100 channel connector. The Hostess 186 may be used in an 8-bit or a 16-bit slot.

The L/O DIP switch box contains the three-position DIP switch you set for the Hostess 186's L/O address.

Features and Architecture

# CHAPTER 2 - Sample Programs

#### Reading Program Listings

The primary goal of this book is to explain the functionality of the Hostess 186 controller. Included with this book is the *Sample Programs* diskette. This diskette contains the source listings and executable files for a simplified control program model that works on the Hostess 186.

This book uses both C and 80186 assembly language examples in each chapter. Control programs often are a mix both high-level and low-level code. For this reason this chapter, and for most part this entire book, tries to use examples written in both the C and assembly languages.

COMTROL encourages you to use these files on the diskette and examine how the control program works. There are two sets of control programs:

• CPC.EXE—written in the C and the 60186 assembly languages, and

• CPA.COM — written only in 80186 assembly language.
This chapter lists the CPC.EXE source code. Appendix A lists the CPA.COM source code. Both sets are functionally equivalent.

The executable control program model (CPC.EXE or CPA.COM) runs on the Hostess 186. It opens, closes, reads, and writes to any asynchronous line on the controller.

These files make up the CPC.EXE control program model:

• CPC.C – the source code for the control program model.

• CPC.EXE – the executable control program model.


• CPC.H – the header file for CPC.C.

- CPC.H the header file for CPC.C.
  CPCSTART.ASM the startup and initialization routines, in assembly code.
  CP.EQU the equate file for CPCSTART.ASM.
  CPC.TDS the symbol table (for debugging purposes).
  DPLOADER.C the source code for the loader program.
  DPLOADER.EXE the executable loader program.

Sample Programs

# How the Control Program Works

When the Hostess 186 initially powers up, its processor (the local processor) executes the initialization and diagnostic code out of the firmware. After this process, the system's processor downloads (writes) the control program into dual-port memory (DPM) at the local processor's address 1000:80. Next, the system processor interrupts the local processor, and the firmware's interrupt service routine invokes the control program by jumping to the 1000:80 address. The first section of the control program's code initializes the segment registers, stack, interrupt vectors, timer, and several fields of the firmware user area.



After initializing these data structures, the control program enters an infinite processing loop. The term "line" refers to any one of the eight serial lines (ports) on the Hostess 186 controller. The example programs number the lines from 0 to 7. Each serial line has a line-table entry associated with it.

Table 2. Line table number and corresponding Hostess 186 port.

Line	Hostess 186
Tables:	port:
line 0 table	port 1
line 1 table	port 2
line 2 table	port 3
line 3 table	port 4
line 4 table	port 5
line 5 table	port 6
line 6 table	port 7
line 7 table	port 8

The main loop sequentially checks each line's line-table entry, line-status field. If the LINE\_ACTIVE bit is not set, processing continues with the next line. If the LINE\_ACTIVE bit is set, the line status is checked to see if the TX\_ACTIVE bit is set. The TX\_ACTIVE bit indicates that the SCO is busy sending a character and it cannot accept another character. If the SCO is free, the main loop calls the deq Tx\_data routine to write the next character (if any) from the current line's transmit buffer to the SCO's internal transmit buffer. (Consider these loop operations as background processing. Interrupt service routines (ISRs) handle all other processing in the control program.)

During the control program's initialization phase, an interrupt service routine named system\_isr replaces the firmware routine that first invoked the control program. system isr is responsible for processing messages sent by the system processor to the control program in the Comq buffer. Four messages have been defined pull and (does nothing) open class, and into see (an arample of

## Sample Programs

```
system_isr proc
pusha
                                                                                                                                                                                                                                                                                      ;save registers
  system_isr_02:
                                                                                                                    deq_Com_msg
system_isr_20
bx,offset msg_area
al,[Ds,affset command_tbl
bx,offset command_tbl
bx,offset command_tbl
bx,ax
system_isr_10
command_tbl
jclear upper byte
jcloar up
                                                                                                                                                                                                                                                                                      ;Comm Processor message waiting ? ; no ... exit
                                                                call
jc
mov
mov
xor
shl
mov
push
call
add
system_isr_10:
jmp
system_isr_20:
mov
                                                                                                                        ax, offset msg_area
ax
word ptr [bx]
sp,2
                                                                                                                                                                                                                                                                                ;parameter is ptr to msg_area
; pass it
;invoke C command processor
;remove parameter from stack
                                                                                                                      sp,2
system_isr_02
                                                                                                                                                                                                                                                                                  ;check for another message
                                                                                                                        dx,INTCTL
al,EOI_VAL
dx,al
                                                                                                                                                                                                                                                                                  ;end of interrupt to PIC
  system_isr endp
; Command table command_tbl dw dw dw dw command_tble
                                                                                                                    equ $
_null_cmd
_open
_close
_int_sys
equ $
                                                                                                                                                                                                                                                                                ;0 - null command
;1 - open a line
;2 - close a line
;3 - generate interrupt to system
```

Examples of system-side processing for open and close are contained in HILIBASM, the hiopen and hiclose routines illustrate the system-side processing for the open and close messages.

The function hiopen opens a serial line on the Hostess 186. After a line has been opened, data may be transmitted to that line. To transmit a character, the system processor writes the character to that line's transmit buffer, using the normal queue operations, as used in the HILIB.ASM, hiwrite routine.

The central preserve main lean will remove the character from the queue and

After a line has been opened, data may also be received from that line. When the SCC receives a serial character, it issues an interrupt to the local processor, which invokes the RCA <code>isr</code> routine for that line, RCA <code>isr</code> reads the character from the SCC and places it in that line's receive buffer queue.

```
int RCA_isr(LINE_ENTRY_T *lt_p)
{
   int scc;
   unsigned char ch;
   int head;
   int num_full;
   scc * lt_p->lo_base;
   ch = inp[scc+2];
   head = lt_p->Rxq_head;
   if(num_full = head - lt_p->Rxq_tail) < 0) /* num queue locations full */
   num_full = (RXQ_MASK + 1);
   if(num_full = head - lt_p-) /* if Rx queue has empty space */
   if( ("Lp->Rxq_head) = ch;
   if( ("Lp-¬Rxq_head) = ch;
   if( ("Lp-¬Rxq_head
```

The system processor may then remove that character from the queue, as used in  ${\tt HILIB.ASM's}$  hiread routine.

The SCC's are also capable of generating interrupts for external status changes or special receive conditions. These interrupts are handled by CPC.C's interrupt service routines ESC\_isr and SRC\_isr:

# Sample Programs

The local processor's timer 1 is initialized by the control program to generate an interrupt 30 times a second. These are handled by the interrupt service routine timer1\_isr, which does nothing except increment the word count found at local address 1000:7C.

# Dual-port RAM Configuration for CPC.EXE

- Information stored in dual-port memory (DPM) includes:

  1. General information about the controller as defined by firmware (the firmware data area)

  2. Area for messages for the communications processor (Comq)

  3. Area for messages for the system processor (Sysq).

  4. Line tables for each of the 16 ports that describe the port.

  5. Transmit and receive buffer for each of the 16 lines.

- $\begin{array}{ll} Transmit\ and\ receive\ (circular)\ buffer\ sizes:\\ 1.\quad Transmit\ buffer\ -512\ bytes.\\ 2.\quad Receive\ buffer\ -2048\ bytes. \end{array}$

- To write data to the transmit buffer:

  1. Write data to the buffer at the head.

  2. Update the head pointer in the line table.

- To read data from the receive buffer:

  1. Read data from the buffer at the tail.

  2. Update the tail pointer in the line table

The control programs use only 64K of dual-port memory, beginning at the local processor's address  $1000\cdot0$ . The system processor views this same memory beginning at address  $D000\cdot0$ . The following is a map of this area of dual-port memory.

Table 3. 64K Dual-port memory map

	ort memory map.	
Offset		Length in
in hex:	Use:	hex bytes:
	Firmware Data Area:	
0	Processor interaction flag	2
2	Boot/activity flag	2
4	Configuration map (obsolete)	2
6	Firmware release number	8
E	Control program release number	8
16	Reserved	4
1A	DRAM map	4
1E	SCC map	4
22	Controller ID	4

# Sample Programs

F 077

Offset		Length in
in hex:	Use:	hex bytes:
	Communication Message Queue:	
1000	head pointer	2
1002	tail pointer	
1004	message area	200
	System Message Queue:	
1204	head pointer	2 2
1208	tail pointer	
120A	message area	200
1408	filler	8
	Line Tables:	
1410	line 0 table	20
1430	line 1 table	20
1450	line 2 table	20
1470	line 3 table	20
1490	line 4 table	20
14B0	line 5 table	20
14D0	line 6 table	20
14F0	line 7 table	20
	Transmit Buffers:	
1510	line 00	200
1710	line 01	200
1910	line 02	200
1B10	line 03	200
1D10	line 04	200
1F10	line 05	200
2110	line 06	200
2310	line 07	200
	Receive Buffers:	
2510	line 00	800
2D10	line 01	800
3510	line 02	800
3D10	line 03	800
4510	line 04	800

Table 4. Line table map.

Offset		Length in
in hex:	Use:	hex bytes:
0	SCC base I/O address	2
2	line status	2
4	write register 2 value	1
5	write register 3 value	1
6	write register 4 value	1
7	write register 5 value	1
8	write register 12 value	1
9	write register 13 value	1
Α	write register 15 value	1
В	filler, keep pointers on even address	1
С	transmit buffer head pointer	2
E	transmit buffer tail pointer	2
10	transmit buffer DPM offset	2
12	receive buffer head pointer	2
14	receive buffer tail pointer	2
16	receive buffer DPM offset	2
18	filler	8
20	end of line table data	

- HILIB ASAM,
   HITERM.C, a terminal emulation program, and
   TSAMPLE.MK, the "make" file for these sample programs.

Read through these listings to get a feel for how a control program works with the controller. You will see some of this code again as examples in the chapters that follow.

# CPC.C

```
#include <dos.h>
#include "cpc.h"
 LINE_ENTRY_T *line[16];
'* Function prototypes */

* Function prototypes */

void deq Tw data(LINE ENTRY T *!t.p);

int BE_isc(LINE ENTRY T *!t.p);

int BC_isc(LINE ENTRY T *!t.p);

int ESC_isc(LINE ENTRY T *!t.p);

int ESC_isc(LINE ENTRY T *!t.p);

int SSC_isc(LINE ENTRY T *!t.p);

void null_md(char *msg_area);

void null_md(char *msg_area);

void close(char *msg_area);

void int_sys(char *msg_area);
 main()
       int linenum;
LINE_ENTRY_T *lt_p;
                                                                                                      /* ptr to line table entry */
       /* Initialize pointers to line tables */
line[0] = (LINE_ENTRY_T *)0x1410; line[1] = (LINE_ENTRY_T *)0x1430;
line[2] = (LINE_ENTRY_T *)0x1450; line[3] = (LINE_ENTRY_T *)0x1470;
line[4] = (LINE_ENTRY_T *)0x1490; line[5] = (LINE_ENTRY_T *)0x1400;
line[6] = (LINE_ENTRY_T *)0x1440; line[7] = (LINE_ENTRY_T *)0x1440;
        /* Main processing loop, handles Tx characters only */
for(linenum = 0;;linenum = (linenum + 1) & 0x07) /* infinite loop */
           ltp = line(linenum);
if((ltp->line status & LINE_ACTIVE) /* line active? */
continue.
if(ltp->line status & TX_ACTIVE) /* no - move on to next line */
continue.
if(ltp->line status & TX_ACTIVE) /* transmit active? */
continue.
deq_Tx_data(ltp); /* send char from xmit queue */
```

```
/**Unuction: deq Tx data
/* Punction: Remove character from transmit queue, write it to SCC. //
*Purpose: Remove character from transmit queue, write it to SCC. //
*SCC Tx buffer must be empty before calling this function. //
*Entry: lt.p - Pointer to line table entry //
*Exit: Nothing //
 void deq_Tx_data(LINE_ENTRY_T *lt_p)
    /*********************************
/** Function: TBE isr
/* Purpose: Common Transmit Buffer Empty Interrupt Service Routine.
This clears the Tx active flag in the line table to indicate
that a character is no longer in the process of being
transmitted. To keep the time in the ISR short data writes
to the SCC are handled in the main loop.

/* Entry: | t_p - Pointer to line table entry
/* Exit: Returns SCC command register address
int TBE_isr(LINE_ENTRY_T *lt_p)
    int scc;
                                                               /* SCC command register address */
    CPC.C
       ***********************
int ESC_isr(LINE_ENTRY_T *lt_p)
     int scc;
unsigned char status;
                                                               /* SCC command register address */
/* saves the external status */
     scc = lt_p->io_base;
status = inp(scc);
                                                              /* get SCC command register address */
/* read the external status */
    /* Do External Status Change processing here */
     outp(scc,WR0);
outp(scc,RESET_EXT);
return(scc);
                                                             /* reset external status interrupts */
/* Function: RCA_isr

* Purpose: Common Receive Character Available Interrupt Service Routine.

/* Add received character to Rx queue if there is room, else
throws it away.

/* Entry: | t.p. - Pointer to line table entry

/* Exit: Returns SCC command register address
int RCA_isr(LINE_ENTRY_T *lt_p)
    int scc;
unsigned char ch;
int head;
int num_full;
                                                              /* SCC command register address */
/* character read from SCC */
/* Rx queue head pointer */
/* number Rx queue locations filled */
    scc = lt_p->io_base; /* get SCC command register address */
ch = inp(scc+2), /* read character from SCC */
head = lt_p->Rwq_head;
if((num_full = head = lt_p->Rwq_tail) < 0) /* num_queue locations full */
num_full + (RXQ_MASK +); /* adjust for queue wrap */
if(num_full < RXQ_MASK) /* if Rx queue has empty space */
```

```
/* Function: SRC_isr
/* Punction: SRC_isr
/* Purpose: Common Special Receive condition Interrupt Service Routine.
†* This shows how to get the special receive condition status,
but doesn't do any processing on it.
/* Entry: Ltp. P Pointer to line table entry
/* Exit: Returns SCC command register address
int SRC_isr(LINE_ENTRY_T *lt_p)
       int scc;
unsigned status;
                                                                                              /* SCC command register address */
/* saves the SRC status */
       scc = lt_p->io_base;
outp(scc,RR1);
status = inp(scc);
                                                                                              /* get SCC command register address */
/* read the SRC status */
       /* Do Special Receive Condition processing here */
       outp(scc,WR0);
outp(scc,ERROR_RESET);
return(scc);
                                                                                              /* for insurance */
/* issue error reset command */
void null_cmd(char *msg_area)
}
 CPC.C
void open(char *msg_area)
      LINE_ENTRY_T *lt_p;
unsigned char msgb;
int scc;
                                                                                                           /* ptr to line table entry */
/* a byte from msg_area */
/* SCC command register address */
       lt_p = line[msg_area[1]];
scc = lt_p->io_base;
                                                                                                           /* get ptr to line table entry */
/* get SCC command reg address */
       /* Configure line table entry using message passed from system */
lt_p->WR3 = msg_area[2] & Oxc0; /* WR3, isolate Rx char size */
lt_p->WR3 = msg_area[3] & Oxf0; /* WR4, isolate stop bits/parity*/
msgb = msg_area[4] & Oxf0; /* WR4, isolate stop bits/parity*/
lt_p->WR5 = (lt_p->WR5 = (lt_p->WR5) & (Oxff-Oxf0)) | msgb: /* update WR5 Tx char size */
lt_p->WR1 = msg_area[6]; /* WR13, BRGT byte */
lt_p->WR13 = msg_area[6]; /* WR13, BRGT high byte */
       /* Initialize SCC from line table entry */
outp(scc, kraf);
outp(scc, lt.p->WR4 | X16_CLOCK);
outp(scc, lt.p->WR4 | X16_CLOCK);
/* base interrupt vector type */
outp(scc, lt.p->WR2);
outp(scc, lt.p->WR3);
outp(scc, lt.p->WR3);
outp(scc, lt.p->WR3);
outp(scc, lt.p->WR3);
outp(scc, lt.p->WR3);
/* Tx char size, modem/break */
                                                                                                        /* Tx char size, modem/break */
/* make sure RTS is active */
/* interrupt control */
     outy (scc, tt_p->mr3_);
outp(scc, Mr8];
outp(scc, Mr8];
outp(scc, Mr8];
outp(scc, Mr8];
outp(scc, Mr8];
outp(scc, Mr1);
outp(scc, Mr3);
                                                                                                         /* clock sources */
                                                                                                         /* lower byte of BRGTC */
                                                                                                           /* upper byte of BRGTC */
                                                                                                         /* BRG source */
                                                                                                         /* enable receive */
                                                                                                         /* enable transmit */
```

```
/* Enable interrupts */
outp(scc,WR15);
outp(scc,NR15);
outp(scc,NR15);
outp(scc,NR15);
outp(scc,NR1);
outp(scc
```

# СРС.Н

```
/* ---- SCC register defines ----- */
#define WRO 0
#define WRI 1
#define WRI 2
#define WR3 3
#define WR3 4
#define WR5 5
#define WR6 6
#define WR6 6
#define WR7 7
#define WR7 8
#define WR7 1
#define WR1 1
#defin
   #define RR0
#define RR1
#define RR2
#define RR3
#define RR10
#define RR10
#define RR12
#define RR13
** Sedime PRLS 15

** ---- BauG Rate Generator Time Constants - x16 Baud Rate Factor ----- */

** (based on a 4.9152 MHz clock) */

** **define BPSS0 3070

**define BPSS0 2046

**define BPS130 1394 ; 0.026 percent error

**define BPS131 1140 ; 0.001 percent error

**define BPS130 510

**define BPS300 510

**define BPS300 254

**define BPS200 254

**define BPS200 75 ; 1.06 percent error

**define BPS200 62

**define BPS200 75 ; 1.06 percent error

**define BPS200 62

**define BPS200 75 ; 1.06 percent error

**define BPS200 62

**define BPS200 63 ; 1.75 percent error

**define BPS300 14

**define BPS300 14

**define BPS300 14

**define BPS300 14

**define BPS300 6

**define BPS300 6

**define BPS300 14

**define BPS3000 16

**define BPS3000 16

**define BPS3000 16

**define BPS3000 17

**define BPS3000 0
     CPC.H
       /* Write Register 1 - Tx/Rx interrupt and data transfer mode definition */
#define EXT_INT_ENABLE 0x01
#define PARITE_SPECIAL 0x04
#define PARITE_SPECIAL 0x04
#define PARITE_SPECIAL 0x10
     /* Write Register 2 - interrupt vector */
     /* Write Register 3 - Rx parameters and controls */
*define RX ENABLE Ux01
*define RXS BIT CHAR Ux0
*define RXF_BIT_CHAR Ux40
*define RXF_BIT_CHAR Ux0
*define RXF_BIT_CHAR 0x00
   /* Write Register 4 - Tx/Rx miscellaneous parameters and modes */
#define PARITY ENRALE 0x.01
#define PARITY EVEN 0x.02
#define PARITY ODD 0x.00
#define PARITY ODD 0x.00
#define ONES STOP BITS 0x.04
#define ONES STOP BITS 0x.06
#define NIS STOP BITS 0x.06
#define XI6_CLOCK 0x40
 /\star Write Register 6 - sync character or SDLC address field \star/
   /* Write Register 7 - sync character or SDLC flag */
   /* Write Register 8 - transmit buffer */
/* Write Register 9 - master interrupt control */
#define VIS 0x01
#define NV 0x02
#define DLC 0x04
#define MIE 0x08
#define STATUS_LO 0x00
#define STATUS_HI 0x10
#define STATUS_HI 0x10
#define PESET_CH_B 0x40
#define PESET_CH_B 0x40
```

```
/* Write Register 12 - lower byte of baud generator time constant */
 /\star Write Register 13 - upper byte of baud generator time constant \star/
 /* Write Register 14 - miscellaneous control bits */
#define BRG_ENABLE 0x01
#define BRG_EO_SYS_CLK 0x02
/* Write Register 15 - external/STATUS interrupt control */
#define DCD_IE 0x00
#define ST_IE 0x20
#define BREAK_IE 0x80
/* ----- Read Register Definitions (for basic asynCHronous communications) */
/* Read Register 0 - Tx/fxx BUFFER STATUS and external STATUS */
decline TX_BUFFER 0x04
*decline TX_BUFFER 0x04
*decline TX_BUFFER 0x08
*decline BREAK_COND 0x88
*decline BREAK_COND 0x80
*decline BREAK_COND 0x80
 /* Read Register 1 - special receive condition STATUS */
#define PARITY ERROR 0x10
#define FRAMING_ERROR 0x20
#define FRAMING_ERROR 0x40
/* Read Register 2 - interrupt vector */
/* Read Register 3 - interrupt pending STATUS */
/* Read Register 8 - receive data register */
/* Read Register 10 - miscellaneous STATUS bits */
/* Read Register 12 - value stored in WR12 */
/* Read Register 13 - value stored in WR13 */
/* Read Register 15 - value stored in WR15 */
CPCSTART.ASM
  page 60, 80

File: cpcstart.asm
Purpose: Startup code for C language control program for HOSTESS 186.
Company: Combrol Corporation
Felease: 1.00, Craig Harrison - Original release
   .186
.MODEL tiny
                                  ;Must use the simplified segment directives with tiny model. This causes Clanguage global variables to have offsets relative to the start of the _TEXT segment;Otherwise these variables are given offsets relative to ;CRGOUP, which is incorrect because we are initializing;DS to CS, which is _TEXT, not DGROUP.
                                   ; The technique used here is to keep everything in the ; TEXT segment so that no fixups are needed. This way the .EXE header can be thrown away on download without ;doing the normal .EXE file relocation.
                   include cp.equ
                   assume cs:_TEXT,ds:_TEXT
                   extrn main:near extrn null cmd:near, _open:near, _close:near, _int_sys:near extrn _TBE_ls::near, _SSC_isr:near, _RCA_isr:near, _SRC_isr:near
  .CODE
 org 0h ;The first 80h bytes are the "firmware user area" defined by the HOSTESS 186 :firmware
                                i_flag
dw
dw
dw
db
db
dd
dd
dd
dd
dd
dd
                public
                                                                            ;processor interaction flag
;boot/activity flag
;configuration map
;firmware release number
;control program release number
;reserved
;DRAM map
;SCC map
;board II
;invalid interrupt flag
;invalid interrupt room
 i_flag
boot_flag
cfg_map
fw_release
sw_release
                                                 ?
8 dup (?)
8 dup (?)
?
 dram_map
scc_map
board_id
ii_flag
ii_tvpe
```

#### CPCSTART.ASM

```
;Initialize segment registers, interrupt vectors, etc.
start: cli , disable interrupts while initializing them
mov dx, cs , set up data segment
mov ds, ax ; set up data segment
mov sp, offset tos ; and stack segment
mov sp, offset tos ; and stack pointer
                                ax,cs
ds,ax
ss,ax
sp,offset tos
                                ax,ax
es,ax
bx,INT_type*4
ax,offset system_isr
es:[bx],ax
ax,cs
es:[bx+2],ax
                                                                           ; setup system interrupt vector
                                bx,TIM1_type*4
ax,offset timer1_isr
es:[bx],ax
ax,cs
es:[bx+2],ax
                   mov
mov
mov
                                                                           ;setup timer 1 intr vector
                                ax,TIMER_INT_CTRL
dx,ax
ax,0000h
dx,ax
                   mov
                                                                           ;write to interrupt timer cotrol reg.
                                                                           ;allow interrupts for timer 1.
                                dx,TMR1_MAX_CNTA
ax,TIMER1_CNT
dx,ax
dx,TMR1_CTRL_reg
ax,0e001h
dx,ax
                                                                            ;30/sec
                                                                           ;enable timer 1 max count A
                   mov
call
                                 ax,base_vector
vector_init
                                                                            ;AX = base vector type
;initialize vector table
                                 ax,ds
es,ax
di,offset i_flag
[di],55aah
                                                                            ;set up extra segment
;DI=> interaction flag
;restore interaction flag
                                 di,offset boot_flag
[di],Offffh
                                                                           ;indicate control program active
                   mov
mov
                   mov
mov
rep
                                 di,offset sw_release
si,offset release
cx,release_len
movsb
                                                                            ;move software release number ; to shared memory
    CPCSTART.ASM
    Name: timerlier

Purpose: Process interrupt from timer 1. Doesn't do anything useful, just increments a word in dual port RAM to demonstrate that its working.

Entry: Nothing

Exit: Nothing
    timerl_isr proc
   timerl_isr_proc

push ax
push dx
inc wordptr_cs:7ch
mov dx,INTCTL
mov ax,EOL_VAL
out dx,ax
pop dx
pop ax
iret

timerl_isr_endp
                                                                          ;save registers
                                                                          ;increment word
;end of interrupt to PIC
                                                                         ;recover registers
   ;Name: system_isr
;Purpose: Process interrupt from sytem processor
;Entry: Nothing
;Exit: Nothing
   system_isr proc
pusha
;save registers
                                                                           ;Comm Processor message waiting ? ; no ... exit
   mov
push
call
add
system_isr_10:
jmp
system_isr_20:
mov
                                 ax, offset msg_area ax ;parameter is ptr to msg_area ; pass it ; pass of ;remove sp,2 ;remove parameter from stack
                                 system_isr_02 ;check for another messag
dx.INTCTL ;end of interrupt to PIC
                                                                       ;check for another message
```

# CPCSTART.ASM

```
; Command table command_tbl dw dw dw dw command_tble
                                                 equ $
_null_cmd
_open
_close
_int_sys
equ $
                                                                                                                  ;0 - null command
;1 - open a line
;2 - close a line
;3 - generate interrupt to system
; Jame: enq_Sys_msg
Plurpose: Add message to System Processor queue
!Entry: Nothing
[Exit: carry set if queue is full, else;
carry clear
enq_Sys_msg proc
push ax
push bx
                                                                                                                                           ;save registers
                         mov bx,offset Sysq max, [bx].msgq_head ine ax, [bx].msgq_head ine ax, msgq_mask cmp ax, [bx].msgq_tail ste jz eq_sys_msg_10 cx push cx push di mov ax, [bx].msgq_head mov ax, [bx].msgq_head mov ax, [bx].msgq_area add di,ax mov si,offset msg_area
                                                                                                                ;BX=> system queue data
;get queue head
;bump pointer
; and mask it
;is queue full ?
;(assume it is)
                                                                                                                    ; yes ... exit ;save additional registers
                                                                                                                    ;move message queue area
;get queue head again
;bump pointer
; and mask it
;update queue head
;return carry clear
                           rep
mov
inc
and
mov
clc
                                                   movsb
ax,[bx].msgq_head
                                                  ax
ax,msgq_mask
[bx].msgq_head,ax
                            pop
enq_Sys_msg_10:
   CPCSTART.ASM
   ;Name: deq_Com_msg
;Purpose: Remove message from Communications Processor queue
;Entry: Nothing
;Extt: carry set if queue is empty, else
; carry clear
  deq_Com_msg proc
push ax
push bx
                                                                                                                      ;save registers
                            push bx

bx.offset Comq

mov bx.offset Comq

ax.(bx).msgq_tail

cmp ax.(bx).msgq_head

stc

jz deq_Com_msg_l0

push si

push di

push di

cx.msg_len

cx.msg_len

bea si,(bx).msgq_area

sid, iax

mov di,offset msg_area
                                                                                                                     /BX=> comm queue data

/get queue tail

/is queue empty ?

/(assume it is)

/ yes ... exit

/save additional registers
                                                                                                                      ;calculate message offset
                                                    cl
si,[bx].msgq_area
si,ax
di,offset msg_area
                                                    movsb
ax,(bx).msqq_tail
ax
ax,msqq_mask
[bx].msqq_tail,ax
di
si
cx
                                                                                                                     ;move message local area
;get queue tail again
;bump pointer
; and mask it
;update queue tail
```

```
; Name: isr_ret
;Purpose: Common Interrupt Service Routine exit processing
;Entry: AX = SCC base I/O address
;Exit: To interrupted routine
   isr_ret
                           proc
                                               dx,ax
al,WR0
dx,al
al,reset_ius
dx,al
                                                                                                         ;get I/O address
                            mov
out
                                                                                                       ;end of interrupt to SCC
                           mov
out
                           mov
mov
out
                                                dx, INTCTL
ax, EOI_VAL
dx, ax
                                                                                                        ;end of interrupt to PIC
   popa
iret
isr_ret endp
   line00_TBE proc
pusha
mov ax,offset line00
push ax
call TBE_isr
add sp,2
jmp isr_ret
line00_TBE endp
                                                                                                        ;Transmit Buffer Empty
;save registers
;line table offset is parameter;
pass it;
;do common processing in C
;remove parameter from stack
;do common exit processing
 line01_TBE proc
pusha
mov ax,offset _line01
push ax
call _TBE_isr
add sp,2
jmp isr_ret
line01_TBE endp
                                                                                                        :Transmit Buffer Empty
;save registers
;line table offset is parameter
; pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
                                                                                                         ;Transmit Buffer Empty
;save registers
  line02_TBE proc
pusha
    CPCSTART.ASM
 line03_TBE proc
pusha
mov ax,offset line03
push ax
call _TBE_isr
add sp,2
jimp isr_ret
                                                                                                           :Transmit Buffer Empty
;save registers
;line table offset is parameter
; pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
   line04_TBE proc
pusha
nov ax,offset _line04
push ax
call _TBE_isr
add sp.2
jmp isr_ret
line04_TBE endp
                                                                                                           ;Transmit Buffer Empty
;Save registers
;Line table offset is parameter;
; pass it;
;do common processing in C
;remove parameter from stack
;do common exit processing
/Transmit Buffer Empty
/save registers
/line table offset is parameter
/ pass it
/do common processing in C
/remove parameter from stack
/do common exit processing
   line06_TBE proc
pusha
mov ax,offset _line06
push ax
call _TBE_isr
add sp,2
jnep isr_ret
line06_TBE endp
                                                                                                          ;Transmit Buffer Empty
;save registers
;line table offset is parameter
; pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
  line07_TBE proc

pusha

mov ax,offset _line07

push ax

call _TBE_isr

add =p,2

jmp isr_ret

line07_TBE endp
                                                                                                         ;Transmit Buffer Empty
;save registers
;line table offset is parameter;
pass it ;do common processing in C
;remove parameter from stack
;do common exit processing
```

```
Name: lineXX_ESC
|Purpose: External Status Change Interrupt Service Routine. There is one of these for each line. Since each line has identical requirements on ESC, each of these calls a common ESC_isr C language function. Entry: Nothing
|Exit: To isr_ret with AX = SCC base address (returned from ESC_isr)
 line00_ESC proc
push
mov
push
call
add
                                                                                                                 ;External/Status Change
                                                                                                                ;External/Status Change
;Save registers
;line table offset is parameter;
pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
                                                 ax,offset _line00
ax
_ESC_isr
sp,2
isr_ret
  jmp
line00_ESC endp
                                                                                                                ;External/Status Change
;save registers
;line table offset is parameter;
pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
lineOl_ESC proc
pusha
mov
push
call
add
jmp
lineOl_ESC endp
                                                  ax,offset _line01
                                                   ax, orrset
ax
_ESC_isr
sp, 2
isr_ret
line02_ESC proc

pusha
mov ax, offset _line02
push ax
call ESC isr
add sp.2
jmp isr_ret
line02_ESC endp
                                                                                                                ;External/Status Change
;save registers
;line table offset is parameter;
pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
;External/Status Change
                                                                                                                /External/Status Change

/save registers

/line table offset is parameter

/ pass it

/do common processing in C

/remove parameter from stack

/do common exit processing
line04_ESC proc
pusha
mov
push
call
                                                                                                                 ;External/Status Change
                                                                                                                 ; save registers; ; line table offset is parameter; pass it; do common processing in C
                                              ax, offset _line04
ax
_ESC_isr
  CPCSTART.ASM
                                                                                                                 ;External/Status Change
;save registers
;line table offset is parameter;
pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
  line05_ESC proc
pusha
mov
push
call
add
imp
                                                 ax, offset _line05
ax
_ESC_isr
sp,2
isr_ret
  jmp
line05_ESC endp
                                                                                                                ;External/Status Change
;save registers
;line table offset is parameter;
pass it;
;do common processing in C
;remove parameter from stack
;do common exit processing
 line06_ESC proc
pusha
mov
push
call
add
jmp
line06_ESC endp
                                               ax, offset _line06
ax
_ESC_isr
sp,2
isr_ret
line07_ESC proc
pusha
mov
push
call
add
                                                                                                                :External/Status Change
;save registers
;line table offset is parameter;
pass it;
;do common processing in C
;remove parameter from stack
;do common exit processing
ax,offset
push ax
call _ESC_isr
add sp,2
jmp isr_ret
line07_ESC endp
                                                  ax,offset _line07
  line00_RCA proc
pusha
mov ax,offset _line00
push ax
call _RCA_isr
add sp.2'
jump isr_ret
line00_RCA endp
                                                                                                              Receive Character Available
;save registers et is parameter;
line table offset is parameter;
pass it ;do common processing in C
;remove parameter from stack
;do common exit processing
```

:Receive Character Available

lineO1 RCA proc



add jmp	sh ax 11 _RC d sp, p isr	A_isr	_line02	/save registers //ine table offset is parameter // pass it //do common processing in C //emove parameter from stack //do common exit processing	
line02_RCA e	-				
line03_RCA p pus mov pus cal add imp	sha v ax, sh ax ll _RC d sp,	A_isr	_line03	Receive Character Available ; save registers ; line table offset is parameter ; pass it ; do common processing in C ; remove parameter from stack ; do common exit processing	
line03_RCA e	endp	_ret		, do common exit processing	
line04_RCA p pus mov pus cal add jmp line04_RCA e	sha , ax, sh ax ll _RC i sp, o isr	A isr	_line04	;Receive Character Available ;save registers ;line table offset is parameter ;do common processing in C ;emove parameter from stack ;do common exit processing	
line05_RCA p	arno			;Receive Character Available	
pus mov pus cal add jmp line05_RCA e	sha , ax, sh ax ll _RC l sp, o isr	offset A_isr 2 _ret	_line05	;save registers;;line table offset is parameter; pass it; pass it; cdo common processing in C;remove parameter from stack;do common exit processing	
line06_RCA p	2500			;Receive Character Available	
pus mov pus cal add jmp line06_RCA e	sha , ax, sh ax L1 _RC i sp, o isr	offset . A_isr 2 _ret	_line06	/save registers /line table offset is parameter / pass it /do common processing n /canove parameter from stack /do common exit processing	
				:Receive Character Available	
line07_RCA p pus mov pus	sha 7 ax,		line07	<pre>;Receive Character Available ;save registers ;line table offset is parameter ; pass it ;dd common processing in C</pre>	
CPCSTART.A	.SM				
CPCSTART.AS ;;Name: l: ;Purpose: Sig.; oi	SM ineXX_SRG	C eccive (	Condition In	tterrupt Service Routine. There is one one each line has identical requirements	
CPCSTART.A.	.SM ineXX_SR( pecial Ref these : of these : on SRC, each	C eceive ( for each	Condition In 1 line. Sin these calls	tterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.	
CPCSTART.A.	.SM ineXX_SR( pecial Ref these : of these : on SRC, each	C eceive ( for each	Condition In 1 line. Sin these calls	tterrupt Service Routine. There is one one each line has identical requirements	
CPCSTART.AM  ;	.ineXX_SR( pecial Ref f these : m SRC = fothing o isr_ref proc	C eceive ( for each	Condition In 1 line. Sin these calls	nterrupt Service Routine. There is one coe each line has identical requirements a common SRC_isr C language function.  se address (returned from SRC_isr)  ;Special Receive Condition	
CPCSTART.AI  ;	sm inexx_sm pecial Ref f these: n SRC, each tothing o isr_ret proc sha	C eceive ( for each ach of t	Condition In line. Sin these calls	nterrupt Service Routine. There is one nce each line has identical requirements a common SRC_isr C language function. se address (returned from SRC_isr) ;Special Receive Condition ;save registers ;line table offset is parameter	
;Name: l:;Purpose: S; ;Chry: No. ;Exit: T: line00_SRC; pus mon pus cal	ineXX SR(special Reference in SRC, etc.) in SRC, etc. in	C eceive ( for each ach of t t with } ,offset	Condition In 1 line. Sin these calls	nterrupt Service Routine. There is one cach line has identical requirements a common SRC_isr C language function. He address (seturned from SRC_isr)  /Special Receive Condition /Save registers /pass it parameter /pass it /do common processing in C	
;Name: 1:;Purpose: S; ;Purpose: S; ;chtry: No;Exit: Tc line00_SRC: purpose more purpose cal	.SM  .ineXX_SR() pecial Ref these: n SRC, exporting to isr_ref proc .sha .vs.h ax, .sh ax .ll _St .dl _SP,	C eceive ( for each ach of t t with F	Condition In line. Sin these calls	uterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.  se address (returned from SRC_isr) ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from Stack	
;Name: l:;Purpose: S; ;Chry: No. ;Exit: T: line00_SRC; pus mon pus cal	sym  inexx sr. i	C eceive ( for each ach of t t with } ,offset	Condition In line. Sin these calls	nterrupt Service Routine. There is one content of the content of t	
; ; ;Name: l: ;Purpose: Si ; ;ol; ;ol; ;ol; ;Entry: No. ;Entry: No	sm inexx sreipecial Ref these: n SRC, e: proc istrate proc sha ax all _Sid _Sp, p is: endp	Ceceive ( for each ach of t t with  ,offset RC_isr ,2 r_ret	Condition In line. Sin these calls	atterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.  se address (returned from SRC_isr)  ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common exit processing ;Special Receive Condition ;save registers ;line table offset is parameter	
CPCSTARTA:  ',"Name: 1: 'Purpose: 0 ',"Entry: No. ',"Entry: T. ',"Entr	ineXX_SRM  ineXX_SRM pecial Ref f these: n SRC, elothing to isr_ref proc sy ax, sh ax ll _sid d, sp, p proc sha v ax, sh ax	cecive ( for each ach of t t with } ,offset RC_isr ,'2 r_ret ,offset RC_isr	Condition Inc. Since Sin	atterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.  se address (returned from SRC_isr)  ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common exit processing ;Special Receive Condition	
CPCSTARTA:  ,	inexX sR. inexX sR. inexX sR. inexX sR. inexX sR. inex sR	C eceive ( for each ach of t t with  , offset , offset , z r_ret , offset	Condition Inc. Since Sin	nterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.  se address (returned from SRC_isr) ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common exit processing ;Special Receive Condition ;save registers ;line table offset is parameter ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common processing in C ;remove parameter from stack	
CPCSTART A:  , "JName: 1: , "Purpose: 3 , "Furpose: 3 , "Entry: Mo , "Exit: To line00_SRC; mo  put cal add mo line01_SRC; impl line01_SRC; imp	.sm .inexX sr. .inexX sr. .ff these: .m src, et in src, et in sr. .in	cceecive ( for each ach of t t with } ,offset RC_isr ,_2 r_ret ,offset RC_isr ,_2 r_ret	Condition In line. Sin hese calls XX = SCC bas Line00	sterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.  se address (returned from SRC_isr)  'Special Receive Condition 'save registers 'line table offset is parameter 'pass it 'do common processing in C 'remove parameter from stack 'do common exit processing  'Special Receive Condition 'save registers 'line table offset is parameter 'pass it 'do common processing in C 'remove parameter from stack 'do common exit processing  'Special Receive Condition 'save registers 'pass it 'do common exit processing  'Special Receive Condition 'save registers 'Special Receive Condition 'save registers 'special Receive Condition 'save registers 'line table offset is parameter	
CPCSTARTA:  ',"Name: 1: 'Purpose: 0 ', Entry: No. ', Entry: No. ', Entry: To. ', Entry	SM  ineXX SR(sepecial Reference of these or state of these or she was a sepecial Reference or	C C C C C C C C C C C C C C C C C C C	Condition In line. Sin hese calls XX = SCC bas Line00	tterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.  se address (returned from SRC_isr)  ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common exit processing ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common exit processing ;Special Receive Condition ;save registers ;line table offset in parameter ; pass it ;do common exit processing ;Special Receive Condition ;special Receive Condition ;save registers	
CPCSTARTAI  ;	SM  ineXX SR Repectation of the control of the cont	C Ceesive C eesive C	Condition In line. Sim hese calls EXX = SCC bas _line00	tterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.  se address (returned from SRC_isr)  ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common exit processing ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common exit processing ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common exit processing ;Special Receive Condition ;save registers ;line table offset is parameter ; pass it ;do common processing in C ;remove parameter from stack ;do common exit processing ;Special Receive Condition ;save registers ;line table offset is parameter	
CPCSTARTA:  ;	sm  inexx SRC, encothing or isr, ret process as a	CC eccive (C for each cannot be and of t with ) coffset RC isr 2.7 r_ret		Atterrupt Service Routine. There is one toe each line has identical requirements a common SRC_isr C language function.  He address (returned from SRC_isr)  Special Receive Condition :save registers ;line table offset is parameter ; pass it ;do common processing in C :remove parameter from stack ;do common exit processing  ;Special Receive Condition :save registers ;line table offset is parameter ;ine table offset is parameter ;do common processing in C :remove parameter from stack ;do common exit processing  ;Special Receive Condition :save registers ;line table offset is parameter ; pass it ;do common processing in C :remove parameter from stack ;do common processing in C :remove parameter from stack ;do common exit processing ;Special Receive Condition :save registers ;Special Receive Condition :save registers ;Special Receive Condition :save registers ;Ine table offset is parameter	

# CPCSTART.ASM

```
line05_SRC proc
pusha
mov
push
call
add
                                                                                                                                                                                                         ;Special Receive Condition
;save registers
;line table offset is parameter;
; pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
                                                                                             ax,offset _line05
                                                                                           ax
_SRC_isr
sp,2
isr_ret
          jmp
line05_SRC endp
       ;Special Receive Condition
;save registers
;line table offset is parameter;
; pass it
;do common processing in C
;remove parameter from stack
;do common exit processing
line06_Skc ....

line07_SRC proc
pusha
push aX
call SRC_isr
add sp.2
jmp isr_ret
                                                                                                                                                                                                         ;Special Receive Condition
                                                                                                                                                                                                     Special Receive Condition
save registers
fline table offset is parameter;
pass it
do common processing in C
remove parameter from stack
do common exit processing
     Name: vector init
|Purpose: Initialize SCC interrupt vectors. Each vector requires 4 bytes.
|Purpose: Initialize SCC interrupt vectors. Each vector requires 4 bytes.
| Since the SCC modifies bits 3, 2, and 1 of the base vector type, but does not modify bit 0, every second vector is unused. The unused vectors have already been initialized to point to an "invalid interrupt ISS" by the firmware, so they are not altered here.
| Fantry: AX = base vector ype | Fwit: Nothing | SA = ARS altered | SA = ARS alte
    vector_init proc
shl
shl
mov
xor
mov
mov
add
shr
                                                                                                                                                                                                     ;calculate interrupt vector address
                                                                                       ax,1 calculate interrupt
ax,1
di,ax
ax,ax
es,ax
si,offset vector_tbl ;Si=> vector table
cx,[si]
cx,1
bx,cs ;CX = table length (w
;setup segment addres
                                                                                                                                                                                                     ;CX = table length (words)
;setup segment address
        mov
vector init 10:
              CPCSTART.ASM
                ;SCC Interrupt Vector Table
              vector_tbl dw
                                                                                                   equ $ vector_tbl_end-$-2 ;table length
                                                        dw
dw
dw
dw
                                                                                                 line01_TBE
line01_ESC
line01_RCA
line01_SRC
                                                                                                 line00_TBE
line00_ESC
line00_RCA
line00_SRC
                                                          dw
dw
dw
dw
                                                                                                 line03_TBE
line03_ESC
line03_RCA
line03_SRC
                                                          dw
dw
dw
dw
                                                                                                 line02_TBE
line02_ESC
line02_RCA
line02_SRC
                                                        dw
dw
dw
dw
                                                                                                 line05_TBE
line05_ESC
line05_RCA
line05_SRC
                                                          dw
dw
dw
dw
                                                                                                line04_TBE
line04_ESC
line04_RCA
line04_SRC
                                                          dw
dw
dw
dw
          line07_entry
dw
dw
dw
dw
dw
                                                                                              label word
line07_TBE
line07_ESC
line07_RCA
line07_SRC
                                                                                              line06_TBE
line06_ESC
line06_RCA
line06_SRC
                                                       dw
dw
dw
dw
                                                                                                                      $
(($-line07_entry)/2)
```

```
;Miscellaneous data
           'Comtrol HOSTESS 186 Sample Control Program' ,0 'Copyright (C) 1991 Comtrol Corp. ',0 'All rights reserved.',0
      db
db
db
          $
'1.00 ',0
equ $-release
release equ
db
release_len
    dw 256 dup (?)
public tos
label word
                        ;stack and heap
                             ;top of stack
tos
;Sysq - Queue for messages from Communications Processor to Systems Processor Sysq msgq_entry <>
      dw 4 dup (?)
                          ;filler
                       _____
;Line table, one entry for each line
CPCSTART.ASM
 ;Transmit buffers, one for each line
; Receive buffers, one for each line
start
      end
```

# CP.EQU

```
|File: op.equ | File: op.equ | File:
 ;end of interrupt value
;system interrupt vector type
;PIC port
;PIC port for initialization command word
;timer interrupt control register
 ;30/sec counter;
;timer 0 interrupt vector type
;timer 1 interrupt vector type
; mode/control register
; max count B
; max count B
; count register
; mode/control register
; mode/control register
; max count
B
; max count
; count register
; count register
                                                                                                                                                                     Offffh
                                                                                                                edr
edr
edr
edr
edr
edr
edr
edr
                                                                                                                                                                     0ffffh
08h
12h
0ff5eh
0ff5ch
0ff5ah
0ff58h
0ff54h
0ff54h
0ff52h
0ff50h
 C2Sint_reg
C2Sint_hi
C2Sint_low
                                                                                                                                                                                                                                                             ;COM uP to SYS uP interrupt register ;value to set interrupt line high ;value to set interrupt line low
                                                                                                                  equ
equ
                                                                                                                                                                     0ef60h
                                                                                                                                                                     0
0008h
   Txb_size
Txq_mask
Rxb_size
Rxq_mask
                                                                                                                                                                         512 ;transmit buffer size
Txb_size-1
2048 ;receive buffer size
Rxb_size-1
                                                                                                                                                                                                                                                           transmit buffer size
                                                                                                                                                                     80h
                                                                                                                                                                                                                                                             ;base interrupt vector type
   base_vector
                                                                                                                  equ
   ;Message Queue Equates
msg_len equ
msgq_size equ
msgq_mask equ
                                                                                                                                                                 16
32
msgq_size-1
                                                                                                                                                                                                                                                         ;message length
;number of message queue entries
CP.EQU
   ;Line Table data structure
                                                                                                          struc
 line_entry
 io_base
line_status
                                                                                                                                                                                                                                                             ;SCC base I/O address ;line status (defined below)
                                                                                                                dw
dw
| SCC register values 
                                                                                                                                                                                                                                                                  ;filler, keeps things on even boundaries
   ;Transmit queue data
Txq_head dw
Txq_tail dw
Txq_offset dw
   ;Receive queue data
Rxq_head dw
Rxq_tail dw
Rxq_offset dw
                                                                                                                                                                                                                                                                      ;filler
;filler
;filler
;filler
                                                                                                                  dw
dw
dw
dw
   line_entry ends line_entry_len equ
                                                                                                                                                                   size line_entry
     ;line_status definitions
```

line\_active Tx\_active equ equ

;line is active ;transmit is active (char is going out)

```
;----;Message Queue definition
   msgq_entry
msgq_head
msgq_tail
msgq_area
msgq_entry
                                                               ? ;queue head pointer
? ;queue tail pointer
msgq_size*msg_len dup (?) ;queue buffers
RR0
RR1
RR2
RR3
RR8
RR10
RR12
RR13
RR15
                                         0
1
2
3
8
10
12
13
15
RR15 equ 15

; Baud Rate Generator Time Constants - x16 Baud Rate Factor; (based on a 4.9152 MHz clock)
bps50 equ 3070
bps130 equ 1394 ; 0.026 percent erro:
bps134 equ 1140 ; 0.001 percent erro:
bps150 equ 1022
bps300 equ 510
bps800 equ 254
bps1200 equ 254
bps1200 equ 83 ; 0.401 percent erro:
bps2000 equ 83 ; 0.401 percent error
bps2400 equ 62
                                                                                                 ; 0.026 percent error
; 0.001 percent error
                                                                                                 ; 0.401 percent error
; 1.06 percent error
  CP.EQU
    ;
;Write Register Definitions (for basic asynchronous communications)
  ;Write Register 0 - command register reset_ext equ 10h reset_Tx_int equ 28h error_reset equ 30h reset_ius equ 38h
  **Write Register 1 - Tx/Rx interrupt and data transfer mode definition ext int_enable equ 01h
Tx_int_enable equ 02h
parity_special equ 04h
Rx_int_enable equ 10h
  ;Write Register 2 - interrupt vector
  ;Write Register 3 - Rx parameters and controls Rx enable equ 01h
RX5 bit char equ 00h
RX7 bit char equ 40h
RX6 bit_char equ 80h
RX8_bit_char equ 000h
  ;Write Register 4 - Tx/Rx miscellaneous parameters and modes
parity_enable equ 01h
parity_dod equ 02h
parity_dod equ 00h
one_stop_bit equ 00h
one_stop_bits equ 08h
two_stop_bits equ 08h
x16_clock equ 40h
                                                         Parameters and controls
02h
08h
10h
00h
20h
40h
60h
80h
  ;Write Register 5 - Tx
RTS equ
  RTS
Tx_enable
BREAK
Tx5_bit_char
Tx7_bit_char
Tx6_bit_char
Tx6_bit_char
Tx8_bit_char
  ;Write Register 6 - sync character or SDLC address field
```

```
;Write Register 9 - master interrupt control
VIS equ 01h
NV equ 02h
DLC equ 04h
MIE equ 08h
status_lo equ 00h
status_hi equ 10h
reset_ch_B equ 40h
reset_ch_B equ 80h
hardware_reset equ 000h
:Write Register 10 - miscellaneous Tx/Rx control bits
;Write Register 11 - clock mode control
Tx_clk_eq_BRG equ 10h
Rx_clk_eq_BRG equ 40h
;Write Register 12 - lower byte of baud generator time constant
; Write Register 13 - upper byte of baud generator time constant
;Write Register 14 - miscellaneous control bits
BRG_enable equ 01h
BRG_eq_sys_clk equ 02h
; Read Register Definitions (for basic asynchronous communications)
/Read Register 1 - special receive condition status
parity_error equ 10h
overrun_error equ 20h
framing_error equ 40h
;Read Register 2 - interrupt vector
```


# DPLOADER.C

# How DPLOADER Works

- DPLOADER is a DOS program written in C. This program can:

  reset the Hostess 186 controller,
  remove header bytes before downloading,
  download a binary file into dual-port RAM on the Hostess 186, and
  start the Turbo Debugger debugger kernel code on the Hostess 186.

The diagram that follows show the data flow of DPLOADER.C.



```
/* File: dploader.c
Company: Comtrol Corporation
Purpose: Reset controller and start Turbo Debugger Remote if needed.
Load a binary file into the Smart HOSTESS dual port RRM and
signal the COM processor to begin execution. Strip off the
first? bytes of the binary file before downloading, if needed.
Release: 1.00: February 4, 1988 - Craig Harrison - Original
1.01: June 23, 1991 - Craig Harrison
1.02: Aug 23, 1991 - Craig Harrison
2. Add Turbo Debugger Remote startup option
1.03: 12-3-21 - Craig Harrison
Changed all "Outporth" to "Outp" for compatability with
Microft
1.04: 12-92 - Scott Davidson
Changed program to work with Hostess 186 instead of Hostess i
 */
#include <stdio.h>
#include <fcntl.h>
#include <dos.h>
 #define EN_RAM
#define HiCRO
#define HiCRI
#define DIS_RAM
#define HiCR2
#define HiCR3
                                                                                                         0x80
0x01
0x02
0x00
0x04
0x08
                                                                                                                                                                                                                                                           /* Enable DPRAM */
/* Select Control Reg 0 */
/* Select Control Reg 1 */
/* Disable DPRAM */
/* Select Control Reg 2 */
/* Select Control Reg 3 */
 char crival:
                                                                                                                                                                                                                                                           /* HOSTESS 186 CR1 value */
 /* HOSTESS 186 CRO values for different window sizes */ char win16k = 0x07; char win32k = 0x06; char win64k = 0x04;
 /* HOSTESS 186 CR2 values for various offsets */ char w16k[8] = \{0x00,0x01,0x02,0x33,0x04,0x05,0x06,0x07\}; /* 16K windows */ char w32k[4] = \{0x00,0x02,0x04,0x06\}; /* 32K windows */ char w64k[2] = \{0x00,0x04\}; /* 64K windows */
 DPLOADER.C
void or init(int io);
unsigned far *get dpbase();
int get_iohsse();
void download(int io, unsigned far *flag_p);
void reset_board(int io, unsigned far *flag_p);
int invoke_tdrem(int io, unsigned far *flag_p);
               int io_base;
unsigned far *dp_base;
                                                                                                                                                                                                                                                              /* I/O ports base address */
/* dual port base address */
                                                                                                                                                                                                                                                           /* get dual port base address */
/* get I/O base address */
/* reset board if needed */
/* download & start ctrlpgm */
                 dp_base = get_dpbase();
io_base = get_iobase();
reset_board(io_base,dp_base);
download(io_base,dp_base);
return(0);
void cr init(int io)
          outp(io+1, HiCRO | DIS_RAM); /* access CRO, PC mode */
outp(io+1, HiCRO | DIS_RAM); /* 64k window size */
outp(io+1, HiCRO | DIS_RAM); /* access CRI */
outp(io+1, HiCRO | DIS_RAM); /* below 1 Meg RAM address */
outp(io+1, HiCRO | DIS_RAM); /* access CR2 */
outp(io+1, HiCRO | DIS_RAM); /* 64K upper window */
outp(io+1, HiCRO | DIS_RAM); /* access CR3 */
outp(io+1, HICRO | DIS_RAM); /* acc
```

```
/* Putpose: Get dual port memory base address //
* Pormal parms: None //
* Parms modified: None //
* Parms modified: None //
* Returns: dp memory base address //
unsigned far *get_dpbase()
{
  int addrin, valid:
  printf("Enter most significant digit of dual port RAM address in hex: ");
  do
  {
    valid = 1;
    scan("%x", Kaddrin);
    switch(addrin);
    switch(addrin);
    scal * crival = 0x08;
        return((unsigned far *)0x80000000);
    case 8;
        crival = 0x08;
        return((unsigned far *)0x80000000);
    case 0x8;
        crival = 0x0A;
        return((unsigned far *)0x80000000);
    case 0x8;
        crival = 0x0B;
        return((unsigned far *)0x80000000);
    case 0x8;
        crival = 0x0C;
        return((unsigned far *)0x80000000);
    case 0x8;
        crival = 0x0E;
        return((unsigned far *)0x80000000);
    case 0x8;
        crival = 0x0E;
        return((unsigned far *)0x80000000);
    case 0x8;
        crival = 0x0E;
        return((unsigned far *)0x80000000);
    case 0x8;
        return((unsigned far *)0x800000000;
    case 0x8;
        return((unsigned far *)0x800000000;
    case 0x8;
        return((unsigned far *)0x800000000;
        return((unsigned far *)0x80000000;
        return((unsigned far *)0x800000000;
        return(unsigned far *)0x8000
```

```
/**
/* Purpose: Reset board
/* Purpose: Reset board
/* Entry: Nothing
/* Extit: Nothing
/* Extit: Nothing
/* Continue the structure of th
```


#### DPLOADER.C

```
bytesread = read(f_h,buffer,256); /* Read 256 bytes into buffer */
nbytes = nbytes + bytesread;
for(i = 0;i < bytesread;i++) |
        {
   *ram_p++ = buffer[i]; /* Move buffer into DPRAM */
}
     if(close(f_h) != 0)
        }
if(bytesread <= -1)
{ /* Error reading file */
printf(" Error reading file %s\n",fname);
exit(1);</pre>
    }
else if(nbytes >= 0xFFFF)
{ /* File to big */
    printf(" File too large to fit in one segment\n");
    exit(1);
   delay(400);
if(*flag_p == 0x55aa)
    break;
        if((wait >= 10) && ((rec_flag = *flag_p) != 0x55aa))
'
          printf(" Control program failed to start, interact flag = %XH\n",
    rec_flag);
exit(1);
DPLOADER.C
/* Purpose: Invoke Turbo Debugger Remote Kernel, if needed. // * Entry: flag p - Pointer to interaction flag // * io - Board 1/O base address // * Pacturns: 1 if tdrem is invoked, else 0 -/
 int invoke_tdrem(int io,unsigned far *flag_p)
    char strbuff[0x81]; /* Stores string entered by user */
int do_tdrem,valid_enawer,wait; unsigned zee_flag; /* Received copy of interact flag*/
       printf("Invoke Turbo Debugger Remote Kernel on HOSTESS 186 controller (Y/N)? ") scanf("%s",strbuff); switch("strbuff)
          vitch(restrbuff)
case 'y':
    valid_answer = 1;
    d_cdrem = 1;
    d_cdrem = 1;
    case 'N':
    case 'N':
    d_cdrem = 0;
    break;
    default:
    break;
    )
if(do_tdrem)
       delay(200);
if(*flag_p == 0x55aa)
    break;
        )
if((wait >= 10) && ((rec_flag = *flag_p) != 0x55aa))
printf(" Turbo Debugger Remote Kernel failed to start, interact flag =
%XH\n".rec_flag);
```

#### HITERM.C

#### How HITERM Works

The HITERM program runs on the system and emulates a terminal. This DOS program, linked with the HILIB.ASM file routines, works with the control program. This diagram show the data flow for HITERM.C.



# HITERM.C

#### Invoking HITERM

To use the executable file HITERM.EXE with CPC.EXE, follow these steps:

- 1. Set the Hostess 186 for I/O address 218h.
- 2. Check that no other device occupies the D000 base memory address. The program uses 64K starting at D000:0.
- 3. Install the controller in the system.
- Connect a non-intelligent ASCII terminal to the port on the Hostess 186 that you want to use.

  Set the terminal to:

  9600 baud

  8 data bits

  1 stop bit

  n parity

  no flow control.
- 5. Start-up DOS.
- Execute DPLOADER.EXE.

DPLOADER will prompt you for values it needs to download the control program.

```
Enter most significant digit of dual port RAM address in hex: d
Enter I/O base address in hex: 218
Dual Fort Base Address = D000:0000
I/O Base Address = D000:0000
I/O Base Address = S0818
Resest BOSTESS 186 controller (Y/N)? y
Waiting for reset to complete
Enter control program file name to download: opc.exe
Enter number of bytes to strip off file: 640
Invoke Turbo Debugger Remote Kermel on HOSTESS 186 controller (Y/N)?
Downloading opc.exe. -
XODOX bytes downloaded successfully.
COM processor interrupted to start control program
Control program started execution
```

```
File: hiterm.c

Purpose: A sample terminal emulation program to demonstrate the use of hillb.asm and op.asm with the ROSTESS i and Hostess 186 controllers.

Company: Comtrol Corporation

Release: 1.00, Craig Harrison - Original release
Date: 8-23-91
#include <stdio.h>
#include <stdlib.h>
#include <dos.h>
/* Function prototypes */
int hiopen(int linenum);
int hickes(int linenum);
int hiread(char *buffer,int ont,int linenum);
int hiwrite(char *buffer,int ont,int linenum);
        int i;
int pnum;
int cnt;
char buf[80];
         char Dur(ov),

fprintf(stderr, "Serial Line Number (0-7): ");

/* get serial line */
         gets(buf);
gets(buf), "8d", spnum);
system("cls");
/* clear screen */
fprinf(scderr, "Serial Line Number %d\t\t\t\tHit F10 to Quit\n",
pnum);
         if (!hiopen(pnum))
                 fprintf(stderr, "Can't open line %d\n", pnum);
exit(0);
        while(1)
                                                            /* infinite loop */
                 HITERM.C
                  buf[1] = 012;
hiwrite(buf,2,pnum);
                            }
         hiclose(pnum);
return(0);
```

#### HILIB.ASM

HILIB.ASM is the file that contains four Hostess 186 routines: hiopen(), hiclose(), hiread(), and hiwrite(). Assemble and link the HILIB.ASM file with your application program to access the Hostes i's serial lines. The paragraphs that follow explain these routines, with examples in C syntax.

The hiopen routine opens a requested serial line on the Hostess 186, initializes the line to 9600 baud, 8 data bits, 1 stop bit, and no parity:

```
int hiopen(linenum) int linenum; /* number (0-7) of Hostess 186 line */ \,
```

Returns 1 if successful, 0 if unsuccessful.

The function hiclose closes a requested serial line on the Hostess 186:

```
int hiclose(linenum)
int linenum; /* number (0-7) of Hostess 186 line */
```

Returns 1 if successful, 0 if unsuccessful.

The hiread routine reads up to a maximum "cnt" bytes into the line's receive buffer. The routine does not wait for the bytes to read:

Returns the number of bytes read (0 - 'cnt').

The hiwrite routine writes up to a maximum "cnt" bytes from the line's receive buffer into dual-port memory . The routine does not wait for enough space to write if the request is too large

```
hiwrite(buffer,cnt,linenum)
char *buffer;
int cnt; /* number of bytes to write */
int linenum; /* number (0-7) of Hostess 186 line */
```

Returns the number of bytes written (0 - 'cnt').

#### HILIB.ASM

```
ax,es:[bx].msgq_head ;get head again
cx,msg_len ;length of a message
cl ;(bx].msgq_area
di,ax ;get destination
;get destination
;get destination
;set destination
;set destination
;set destination
;set destination
;set destination
;fet destination
;fet de of edition in the companies of the compa
                                                              mov
mul
lea
add
mov
mov
mov
rep
                                                            mov
inc
and
mov
                                                                                                               ax,es:[bx].msgq_head
                                                                                                                                                                                                                                                            ;get head again
;increment it
                                                                                                             ax,msgq_mask
.es:[bx].msgq_head,ax
                                                                                                                                                                                                                                                     ;mask it
;store new head
                                                                                                             dx,IO_ADDR+2
dx,al
                                                                                                                                                                                                                                                         ;interrupt comm proc
                                                            mov
out
                                                                                                    ax,1
ds
di
si
                                                           mov
pop
pop
                                                                                                                                                                                                                                                            ;set up success return value
        _hiopen_10:
                                                                                                                                                                                                                                                          ;epilog
                                                                                                             bp
       _hiopen
     ;-
;Function: int hiclose(linenum)
;Parameters: int linenum; /* number of line to close (0-7) */
;Parameters: lif successful, 0 if failed
;Parupose: Close a serial line on the MOSTESS 186
     _hiclose proc near push bp mov bp,sp
                                                                                                                                                                                                                                                         ;prolog, establish stack frame
                                                           mov ax,DPRAM_ADDR
mov es,ax
assume es:nothing
                                                                                                                                                                                                                                                         es = dpram address
                                                                                                                                                                                                                                                            ;start of comm proc queue
;ax = current msg number
;bump pointer
;mask it
;is msg area full?
;set up return value for fail
;if ir's is full avit now
                                                           mov
inc
and
cmp
mov
                                                                                                           bx,offset Comq
ax,es:[bx].msgq_head
ax
                                                                                                             ax ax,msgq_mask ax,es:[bx].msgq_tail ax,0
     HILIR ASM
                                                                                                       ax,es:[bx].msgq_head
cx.msg_len
cl
di,[bx].msgq_area
di,ax
si,[bp*4]
si,[bx]*diparea
movsb

// get message
// get destination
// get message
// get destination
// get message
// get destination
// get message
// get 
                                                           mov
mul
lea
add
mov
mov
mov
rep
                                                                                                           ax,es:[bx].msgq_head ;get head again ;ncrement it ;msgq_mask ;mssk it ;store new head
                                                                                                           dx, IO_ADDR+2
dx, al
ds
di
                                                           mov
out
pop
pop
pop
mov
                                                                                                                                                                                                                                                         ;interrupt comm proc
                                                                                                                                                                                                                                                         ;set up sucess return value
   _hiclose_10:
                                                                                                                                                                                                                                                         ;epilog
                                                                                                         bp
   pop
ret
hiclose endp
 ;Function: int hiread(buffer,cnt,linenum)
;Parameters: char *buffer; /* points to storage buffer */; int cnt: /* maximum count to read */; int linenum: /* number (0-7) of serial line */; Returns: Integer number of bytes read
;Purpose: Read bytes from an open serial line on the HOSTESS 186
public hiread proc near push bp mov bp,sp sub sp,2 push si push di push ds
                                                                                                                                                                                                                                                         ;prolog, establish stack frame
                                                                                                                                                                                                                                                         ;save registers
                                                                                                      ax,[bp+8]
higet_line
di,si
[bp-2],si
                                                                                                                                                                                                                                                         ;ax = line number
;si = line table
;di = line table
;also save it
```

```
;ax = count
;get head
;get tail
;cx = head - tail
;if cx < 0 jump
;get min of cx and ax
;store min in dx
;exit if min = 0 (i.e. empty)</pre>
                                              mov
mov
sub
jb
call
                                                                                  ax,[bp+6]
cx,ds:[si].Rxq_head
bx,ds:[di].Rxq_tail
cx,bx
hiread_10
himin
dx.cx
                                                                                   dx,cx
_hiread_30
mov
add
mov
rep
jmp
_hiread_10:
add
inc
call
                                                                                  si,ds:[di].Rxq_offset
si,bx
di,[bp+4]
movsb
short _hiread_20
                                                                                                                                                                                                  ;si = receive buffer
;si = current loc in buffer
;di = local buffer
;read bytes into buffer
;jump
                                                                                   cx,Rxq_mask
                                                                                                                                                                                                  ;adjust cx
                                                                                  cx
himin
dx,cx
_hiread_30
                                                                                                                                                                                                   ;now get min of cx and ax again ;store min ;exit if min = 0 \,
                                                                              ax, Rxq_mask
ax, bx
ax
cx, ax
si, ds: (di).Rxq_offset
si, bx
di, (pp+4)
movsb
cx, dx
cx, ax
hiread_20
                                                                                                                                                                                                  jax = mask

jax = mask tail

jax = buffsize - tail

jax = buffsize - tail

jax = count I can read here

jai = receive buffer

jai = courrent loc in buffer

jai = local buffer

jai = local buffer

jain count

jax = local buffer

jax = local buffer
                                            mov
sub
inc
mov
add
mov
rep
mov
sub
jcxz
                                                                                 bx, [bp-2]
si,ds:[bx].Rxq_offset
movsb
                                           mov
mov
rep
                                                                                                                                                                                                  ;restore start of line table
;restore start of buffer
;read rest into local buffer
  _hiread_20:
                                                                                 di, [bp-2]
bx,ds:[di].Rxq_offset
si,bx
si,Rxq_mask
ds:[di].Rxq_tail,si
                                                                                                                                                                                                  ;di = line table
;bx = receive buffer
;get new tail
;mask it
;store it
  _hiread_30:
                                                                                  ax,dx
ds
di
                                                                                                                                                                                                    ;return value = number of bytes read
;epilog
  HILIB.ASM
    ; Function: int hiwrite(buffer,cnt,linenum); Parameters: char *buffer; /* points to buffer to write */; points to buffer to write */; int cnt; /* number of bytes to write */; int linenum; /* number (0-7) of serial line */; Fketurns: Integer number of bytes written; Frupose: Write bytes to an open serial line on the HOSTESS 186
 public hiwrite
_hiwrite proc near
push bp
mov bp,sp
sub sp,2
push si
push di
push es
                                                                                                                                                                                                ;prolog, establish stack frame
                                                                                                                                                                                               ;save registers
                                           mov ax,DPRAM_ADDR
mov es,ax
assume es:nothing
                                                                                                                                                                                                ; set up dual line memory seg
                                                                                 ax,[bp+8]
higet_line
[bp-2],si
                                                                                                                                                                                                  ;get line number
;si = line table
;save the pointer
                                                                                 cx,es:[si].Txq_tail
bx,es:[si].Txq_head
cx,bx
_hiwrite_10
                                                                                                                                                                                                   ;get tail
;get head
;get difference
;branch if tail <= head</pre>
                                           mov
mov
sub
jbe
                                                                              ax, [bp+6]
cx
himin
dx,cx
_hiwrite_30
                                         mov
dec
call
mov
jcxz
                                                                                                                                                                                                  ;ax = count
;adjust tail - head
;return minimum of ax and cx
;save minimum in dx
;exit if min = 0 (i.e. full)
                                                                                 di,es:[si].Txq_offset
di,bx
                                                                                                                                                                                               ;get offset of buffer
;get starting loc in buffer
;si = start of write buffer
;write buffer to dpm
;done
                                            mov
add
                                                                                  di,bx
si,[bp+4]
                                           mov
rep
jmp
                                                                                 movsb
short _hiwrite_20
 hiwrite 10:
                                                                               ax,[bp+6]
cx,Txq_mask
himin
dx,cx
_hiwrite_30
                                                                                                                                                                                                  ;ax = count
;adjust tail - head
                                                                                                                                                                                                ;store minimum in dx
;exit if min = 0
```

```
;cx = count
;subtract what we just wrote
;exit if done
                                                                 cx,dx
cx,ax
_hiwrite_20
                                                                 bx,[bp-2]
di,es:[bx].Txq_offset
movsb
                                                                                                                                                       ;get line table pointer
;reset buffer pointer to start
;write rest of buffer
                                    mov
                                                               si,[bp-2]
bx,es:[si].Txq_offset
di,bx
di,Txq_mask
es:[si].Txq_head,di
                                                                                                                                                   ;si = line table
;get offset of buffer
;get new head pointer
;mask it
;store new head
     _hiwrite_30:
   move move pop pop pop move pop pop ret_hiwrite endp
                                                                                                                                                     ;return value = bytes written
                                                                                                                                                     ;epilog
 higet_line_proc

mov cl,line_entry_len
mul cl
add ax,offset line00
mov si,ax

higet_line_endp
                                                                                                                                                   ;cl = length of a line table
;mult linenum by length
;add start of line tables
;return in si
himin proc
cmp
jnc
mov
himin_10:
mov
himin_99:
ret
himin endp
                                                               ax,cx ;compare the two values himin_10 ; branch if ax >= cx cx,ax ;make cx = ax
                                                            ax,cx
                                                                                                                                                    ;make ax = cx
       HILIB.ASM
       :This segment forms a template for dual port RAM so that offsets can be ;computed. It does not actually reserve any memory.
   are userlines by the firmware

// processor interaction flag
// poot/activity flag
// configuration map
// dup (?) / firmware release number
// processor interaction flag
// control program release number
// processor flag
// pr
       org 1000h
     ;Comq - Queue for messages from System Processor to Communications Processor Comq msgq_entry <>
     ;Sysq - Queue for messages from Communications Processor to Systems Processor
Sysq msgq_entry <>
            dw 4 dup (?) ;filler
    ;Line table, one entry for each line
   line00 line_entry
line01 line_entry
line02 line_entry
line03 line_entry
line04 line_entry
line05 line_entry
line06 line_entry
line07 line_entry
    ;Transmit buffers, one for each line
   line00_Txb db Txb_size dup (?)
line01_Txb db Txb_size dup (?)
line02_Txb db Txb_size dup (?)
```

;Receive buffers, one for each line

line00 Rxb line01 Rxb line02 Rxb line03 Rxb line04 Rxb line05 Rxb line06 Rxb line07 Rxb Rxb\_size dup (?)
Rxb\_size dup (?) db db db db db db db

DPRAM ends

# TSAMPLE.MK

nothing: hiterm.exe dploader.exe cpa.com cpc.exe

dploader.exe: dploader.c tsample.mk
\$(CC) -mc -v dploader.c hiterm.exe: hiterm.c hilib.asm tsample.mk \$(CC) -ms -v hiterm.c hilib.asm

#CPA (built with symbol table for debugging with Turbo Debug)
cpa.com: cpa.asm cp.equ tsample.mk
tasm /1 /s /zi cpa.asm, cpa.obj
tlink /m /s /v cpa.obj, cpa.exe, cpa.map
tdstrip -s -c cpa.exe cpa.tds

#CPC (built with symbol table for debugging with Turbo Debug)
cpc.exe: cpc.obj cpcstart.obj tsample.mk
tlink /m /s /v cpcstart.obj cpc.obj, cpc.exe, cpc.map, \$(CPCLIB)
tdstrip -s cpc.exe

cpc.obj: cpc.c tsample.mk
\$(CC) -c -mt -G -v -ocpc.obj cpc.c

cpcstart.obj: cpcstart.asm cp.equ tsample.mk
 tasm /1 /s /zi cpcstart.asm, cpcstart.obj

# CHAPTER 3 – Preview: Initializing the Controller, the Control Registers, and Memory

To start up the controller, you must first reset and initialize the controller, initialize the control registers, and finally enable the memory on the controller. The chapters that follow explain in detail how these actions occur. All of these actions occur by writing to the 10 base address plus an offset:

I/O Address:	Description:
I/O base+0	writes to control registers
I/O base+1	switches memory ON or OFF, control register index
I/O base+2	interrupts controller
I/O base+3	resets controller

After the system boots, the Hostess 186's firmware code executes and initializes the controller's registers and data structures to a preliminary state.

#### Controller State at Startup

When the Hostess 186's firmware code executes, and it sets the controller to the following state:

• the control registers are set to the following values:

Control	Default
Register:	Setting:
1	8 bit memory transfer, 128K window, below 1 MB base address.
2	0 base memory address
3	Zero offset into dual-port memory
4	IRQ disabled

- the timer interrupts are not enabled.
- the 80186's timer 2 and DMA channel 1 are reserved for controller memory refresh. (Timer 2 can be used as a clock input for timer 0 and timer 1. DMA channel 1

#### Duanian

• the following interrupt vectors are initialized:

Hostess 186 Interrupt:	Vector type number:	Vector table location:
NMI	2h	8h
DEBUGGER	20h	80h
RAM QUERY	21h	84h
DEBUG PORT	22h	88h
CONFIG QUERY	23h	8Ch
TURBO DEBUGGER REMOTE	27h	9Ch
8530 bank 1	0Ch	*
SYSTEM	0Dh	34h
IRQ7 (invalid interrupts)	37h	DCh
SCC base	80h	200h

\*Operates in cascade mode and therefore does not use this vector table entry.

• the firmware user area is initialized in dual-port memory.

From this preliminary state, the Hostess 186 is ready to be reset by the control

# Resetting and Initializing the Controller

Writing to the address I/O\_base+3 resets the controller. Write the value 00h, delay one-tenth of a second, then write the value 0FFh. The controller's memory will come up as disabled after the controller is reset. Writes to the system or reads to dualport RAM are not allowed between these two I/O writes. (For UNIX device drivers, you can protect these two I/O writes using an spl 7 () kernel call.)

An example of these two I/O writes is:

outp (I/O\_base+3, 00h); delay (HZ/10); outp (I/O\_base+3, 0FFh)

Resets the Hostess 186 controller

# Initializing Control Registers

The control registers are written through a two-step process: • an index value is written out to  $I/O_base+1$  to select the control register:

Control	Index with
Register:	RAM
"	disabled:
1	01h
2	02h
3	04h
4	08h

the register contents are written out to 1/o\_base+0. The index will remain fixed
until an 1/o\_base+1 is written again. Subsequent writes to the same control
register are permitted without intervening index writes (this is useful for
applications that use a sliding window into dual-port RAM).

Initialize all control registers before enabling the controller's memory. This means that the data bit SD7 must bet set to a 0 whenever you write out to  $1/0\_base+1$ . (See the table column titled "Index with RAM disabled.")

```
outp (I/O_base+1, 01h);
outp (I/O_base+0, <value>)
Setup for Control Register #1
outp (I/O_base+1, 02h); Setup for Control Register \$2 outp (I/O_base+0, <value>)
outp (I/O_base+1, 04h); Setup for Control Register #3 outp (I/O_base+0, <value>)
                                       Setup for Control Register #4
outp (I/O_base+1, 08h);
outp (I/O_base+0, <value>)
After initializing the control registers, enable memory by executing the following: \frac{1}{2}
```

outp (I/O\_base+1, 80h)

Once the control registers are initialized, you access the registers with new addresses.

# CHAPTER 4 - Control Registers Used on the Hostess 186

#### Register Features

There are four control registers on the Hostess 186. These write-only registers control the memory addressing, and select the memory window size, interrupts, and mode of operation (either PC (8-bit) or AT (16-bit)). You access the control registers by writing an index value to the  $170\,$  base +1 address, then the register contents to the  $170\,$  base +0 address. (The chapter titled 'Input/Output Addresses' has a section that explains writing to the  $170\,$  base + offset address.) The three-position DIP switch SW1 selects the  $100\,$  base address.

- Overall, the registers function in this manner:

  Control register #1 selects the "sliding window" size, the AT/PC data transfer mode, and part of the controller's system address.

  Control register #2 selects the remainder of the controller's system address.

  Control register #3 selects the "sliding window" of dual-port memory.

  Control register #3 selects the "sliding window" of dual-port memory.

#### Control Register #1

- This write-only register selects the:
   mode of memory transfer between the controller and the system.
   windowing capability for the controller.
   size of the controller's "sliding window."

Writing a value to data bits SD0 to SD2 sets the size of dual-port memory's sliding window. This "window" is the portion of the dual-port memory the system processor sees at any one time. Writing a value to data bit SD4 determines if the Hostess 186 uses a sliding window. Writing a value to data bit SD5 determines the mode of data transfer between the controller and the system. Finally, writing a value to data bits SD6 and SD7 specifies part of the controller's system address. (You set the Hostess 186's system address with data bits SD6 and SD7 of control register #1, and data bits SD0 through SD7 of control register #2.) SD0 through SD7 of control register #2.)

Data bit:	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
Field:	SA15	SA14	AT/PC	Window	not	64K	32K	16K
			mode	enable	used			

Figure 8. Control register #1 format.

#### Control Registers


memory space. All boards within a 128K block that begins on a 128K boundary must use the same mode of operation.

Data bits SD0 to SD2 selects the size of dual-port memory's sliding window.

Table 5. Control register #1 sliding window size format.

Data	I Regist SD2	SD1	SD0	Window
Bits:	2	1	0	Size:
	0	0	0	128K
	1	0	0	64K
	1	1	0	32K
	1	1	1	16K

Setting the sliding window size determines how much of the dual-port RAM the system may access at one time. A 16K window allows four Hostess 186 controllers to be configured under one megabyte.



This example selects the below one megabyte base address  ${\tt D000:0h},$  using the I/O base 218h, with a 64K window:

```
    outp (219h,01h);
    /* access CR$1, */

    outp (218h,04h);
    /* set 64K upper window , PC Gode */

    outp (219h,02h);
    /* access CR$2 */

    outp (219h,04h);
    /* below 1 Meg RAM address */

    outp (218h,04h);
    /* set 64K offset */

    ...
    ...

    outp (219h,80h);
    /* enable DFRAM */
```

 $Control\ Registers$ 

# Control Register #2

This write-only register selects the system memory address for the controller. Registers #1, #2, and #3 together manage the Hostess 186's addressing.

For example, if you address the Hostess 186 controller below one megabyte and use a sliding window; you must set the ATPC mode bit, the WINDOW ENABLE bit, and sliding window size bits in control register #1, set the system address bits in control register #1 and #2, and the sliding window offset bits in control register #3

Control register # 1's data bits SD6 and SD7, combined with control register #2's data bits SD0 to SD7 set the system address for the Hostess 186 controller:

Data bit:	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
Field:	SA23	SA22	*SA21	SA20	SA19	SA18	SA17	SA16

Figure 10. Control register #2 format.

The range of base addresses possible is from 80000h to FE0000h. Table 6 lists the popular system addresses under sixteen megabytes, whereas Table 7 lists the popular system addresses under one megabyte.

Га	able 6. Memory locations addressed under sixteen megabytes.								
	Address:	Value for Control Register #2, Data bits SD7 to SD0:	Value for Control Register #1, Data bits SD7 to SD6:	Address:	Value for Control Register #2, Data bits SD7 to SD0:	Value for Control Register #1, Data bits SD7 to SD6:			
	F00000h	0F0h	30h	F80000h	0F8h	30h			
	F20000h	0F2h	30h	FA0000h	0FAh	30h			
	F40000h	0F4h	30h	FC0000h	0FCh	30h			
	F60000h	0F6h	30h	FE0000h	0FEh	30h			
	E00000h	0E0h	30h	E80000h	0E8h	30h			
	E20000h	0E2h	30h	EA0000h	0EAh	30h			
	E40000h	0E4h	30h	EC0000h	0ECh	30h			
	E60000h	0E6h	30h	EE0000h	0EEh	30h			
	D00000h	0D0h	30h	D80000h	0D8h	30h			
	D20000h	0D2h	30h	DA0000h	0DAh	30h			
	D40000h	0D4h	30h	DC0000h	0DCh	30h			
	D60000h	0D6h	30h	DECCOOL	ODEh	30h			

Table 7. Memory locations addressed under one megabyte.

Controller Memory Address and Offset	Value for Control Register # 2 Bits 0 to 7 (SD7 to SD0)	Value for Control Register # 1 Bits 6 and 7 (SD7 to SD6)	Valid System Window Sizes (set with Control Register #1)
8000:0000	08h	00h	16K, 32K, 64K
8000:4000	08h	01h	16K
8000:8000	08h	02h	16K, 32K
8000:C000	08h	03h	16K
9000:0000	09h	00h	16K, 32K, 64K
9000:4000	09h	01h	16K
9000:8000	09h	02h	16K, 32K
9000:C000	09h	03h	16K
A000:0000	0Ah	00h	16K, 32K, 64K
A000:4000	0Ah	01h	16K
A000:8000	0Ah	02h	16K, 32K
A000:C000	0Ah	03h	16K
	-		
B000:0000	0Bh	00h	16K, 32K, 64K
B000:4000	0Bh	01h	16K
B000:8000	0Bh	02h	16K, 32K
B000:C000	0Bh	03h	16K
C000:0000	0Ch	00h	16K, 32K, 64K
C000:4000	0Ch	01h	16K
C000:8000	0Ch	02h	16K, 32K
C000:C000	0Ch	03h	16K
D000:0000	0Dh	00h	16K, 32K, 64K
D000:4000	0Dh	01h	16K
D000:8000	0Dh	02h	16K, 32K
D000:C000	0Dh	03h	16K
E000:0000	0Eh	00h	16K, 32K, 64K
E000:4000	0Eh	01h	16K
EUUU-8000	OFh	N2h	16K. 32K

#### Control Registers

The following example selects the above one megabyte base address FA0000h, using the I/O base 218h:

#### Control Register #3

This write-only register selects and controls the dual-port memory window offset. Remember, this "window" is the portion of the dual-port memory the system processor sees at any one time.

	Data bit:	LD7	LD6	LD5	LD4	LD3	LD2	LD1	LD0
	Field:	not used	WA16	WA15	WA14				
Figure 11. Control register #3 format.									

The fields WA14, WA15, and WA16 control the window's offset from the beginning of the 128K block of dual-port memory.

Table 8. Control register #3 window offset format.

Control Register #3 Bits 0 to 2 (LD0 to LD2)	Data Bits	LD2 2	LD1	LD0	16K Window Offset:	32K Window Offset:	64K Window Offset:
00h		0	0	0	+ 0	+ 0	+ 0
01h		0	. 0	1	+ 16K	+ 0	+ 0
02h		0	1	0	+ 32K	+ 32K	+ 0
03h		. 0	1	1	+ 48K	+ 32K	+ 0
04h		1	0	0	+ 64K	+ 64K	+ 64K
05h		1	0	1	+ 80K	+ 64K	+ 64K
06h		1	1	0	+ 96K	+ 96K	+ 64K
07h		1	1	1	+ 112K	+ 96K	+ 64K

This example selects the below one megabyte base address  ${\tt D000:0h}$  , using the I/O base 218h, and sets a 64K sliding window with a 64K offset:

```
outp (219h,01h);
outp (218h,04h);
outp (219h,02h);
outp (218h,0Dh);
outp (219h,04h);
outp (218h,04h);
                                                                                                              /* access CR#1, */
/* PC mode, 64K window */
/* access CR#2 */
/* below 1 Meg RAM address */
/* access CR#2 */
/* set 64K offset */
outp (219h,80h);
                                                                                                               /* enable DPRAM */
```

Control Registers

#### Control Register #4

This write-only register selects the IRQ used to interrupt the system. Open-collector outputs allow more than one Hostess 186 controller to share the same IRQ. (The open-collector output is a feature not used by COMTROL's device drivers.)

The corresponding value for each IRQ appears in the next table. Table 9. Control register #4 interrupt values.

interrupt va	
Interrupt:	Value for
	Control
	Register #4:
IRQ3	08h
IRQ4	09h
IRQ5	0Ah
IRQ9	0Bh
IRQ10	0Ch
IRQ11	0Dh
IRQ12	0Eh
IRQ15	0Fh
Disabled	00h

This example selects the below one megabyte base address D000:0h, using the VO base 218h, with a 64K window and a 64K offset, and selects IRQ11:

```
outp (219h,01h);
outp (218h,04h);
outp (219h,02h);
outp (219h,02h);
outp (219h,04h);
outp (219h,04h);
outp (219h,08h);
outp (219h,08h);
outp (219h,80h);
                                                                                                                                                                                                                                                                        /* access CR$1, */
/* PC mode, 64K window */
/* access CR$2 */
/* below 1 Meg RAM address */
/* access CR$3 */
/* act 54K offset */
/* access CR$4 */
/* act IRQ11 */
/* each BPRAM */
e cable DPRAM */
```

# CHAPTER 5 - Input/Output Addresses

#### Setting the I/O Addresses

The three-position DIP switch block on the controller sets the system VO addresses. The controller reserves four consecutive I/O addresses, starting with the address set by the switches. Table 10 shows the possible I/O addresses and their switch settings.

Table 10. Hostess 186 I/O addresses

. Hostess 186 I/O addresses.				
I/O Address	Dip Switch Settings	I/O Address	Dip Switch Settings	
Range:	1 2 3	Range:	1 2 3	
218h - 21Bh	1 2 3	318h - 31Bh	1 2 3	
21Ch - 21Fh	1 2 3	31Ch - 31Fh	1 2 3	
238h - 23Bh	1 2 3	338h - 33Bh	1 2 3	
23Ch - 23Fh	1 2 3	33Ch - 33Fh	1 2 3	

I/O Addresses

### Writing to I/O\_Base + Offset

The Hostess 186 controller reserves four consecutive system I/O addresses:  $\begin{tabular}{ll} $I/O\_base+0, $I/O\_base+1, $I/O\_base+2, $and $I/O\_base+3.$ \end{tabular}$ 

Table 11. Hostess 186 I/O map.

I/O Address:	Description:
I/O base+0	writes to control registers
I/O base+1	switches memory ON or OFF, control register index
I/O base+2	interrupts controller
I/O base+3	resets controller

Use I/O\_base+1 to switch the memory either ON or OFF, and as an index register when writing to the control register. A write of value 1 to bit 7 switches the memory OFA. A write of value 0 to bit 7 switches the memory OFF. This example shows how to turn on the memory at the I/O base address 218h:

# outp (0x219,80h);

The next example shows how to use  $_{\text{I/O\_base+1}}$  as an index register. This example first selects control register #4 at I/O base address 218h, and then selects IRQ 3:

out (0x219, 08h)

; Access Control Register #4, keep memory disabled ; Set IRQ 3

Any access to the control registers after the controller is initialized have the following addresses.

Table 12. Index with RAM enabled or disabled.

Control Register:	Index with RAM enabled:	Index with RAM disabled:
1	81h	01h
2	82h	02h
3	84h	04h
4	88h	08h

Use I/O\_base+2 to interrupt the controller. Writing any byte value generates an interrupt to the controller. It is the controller's responsibility to clear this interrupt. This example shows how to interrupt controllers a controllers when the box address in 21th.



writes using an spl 7 () kernel call.) This example shows how to reset a controller whose I/O base address is 218h:

outp (0x21b,0x00); /\* set the reset \*/ delay(HZ/IO); /\* delay I/I second \*/ outp (0x21b,0xf0); /\* remove the reset \*/

After removing the reset, you must wait between approximately five seconds (for the 128 Kbytes of memory) to allow the reset diagnostics to complete.